


10A, 100V, 0.165 Ohm, N-Channel, Logic Level UltraFET Power MOSFET




Packaging

JEDEC TO-251AA




HUF76609D3

JEDEC TO-252AA



HUF76609D3S

Symbol



Features

- Ultra Low On-Resistance
 - $r_{DS(ON)} = 0.160\Omega$, $V_{GS} = 10V$
 - $r_{DS(ON)} = 0.165\Omega$, $V_{GS} = 5V$
- Simulation Models
 - Temperature Compensated PSPICE® and SABER® Electrical Models
 - Spice and SABER® Thermal Impedance Models
 - www.Intersil.com
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Switching Time vs R_{GS} Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND
HUF76609D3	TO-251AA	76609D
HUF76609D3S	TO-252AA	76609D

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the variant in tape and reel, e.g., HUF76609D3ST.


Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

	HUF76609D3, HUF76609D3S	UNITS
Drain to Source Voltage (Note 1)	100	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	100	V
Gate to Source Voltage	± 16	V
Drain Current		
Continuous ($T_C = 25^\circ\text{C}$, $V_{GS} = 5V$)	10	A
Continuous ($T_C = 25^\circ\text{C}$, $V_{GS} = 10V$) (Figure 2)	10	A
Continuous ($T_C = 100^\circ\text{C}$, $V_{GS} = 5V$)	7	A
Continuous ($T_C = 100^\circ\text{C}$, $V_{GS} = 4.5V$) (Figure 2)	7	A
Pulsed Drain Current	Figure 4	
Pulsed Avalanche Rating	Figures 6, 17, 18	
Power Dissipation	49	W
Derate Above 25°C	0.327	W/ $^\circ\text{C}$
Operating and Storage Temperature	-55 to 175	$^\circ\text{C}$
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s.	300	$^\circ\text{C}$
Package Body for 10s, See Techbrief TB334.	260	$^\circ\text{C}$

NOTE:

1. $T_J = 25^\circ\text{C}$ to 150°C .

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.



HUF76609D3, HUF76609D3S

Electrical Specifications $T_C = 25^{\circ}\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
OFF STATE SPECIFICATIONS							
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V (Figure 12)	100	-	-	V	
		I _D = 250μA, V _{GS} = 0V, T _C = -40°C (Figure 12)	90	-	-	V	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 95V, V _{GS} = 0V	-	-	1	μA	
		V _{DS} = 90V, V _{GS} = 0V, T _C = 150°C	-	-	250	μA	
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±16V	-	-	±100	nA	
ON STATE SPECIFICATIONS							
Gate to Source Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250μA (Figure 11)	1	-	3	V	
Drain to Source On Resistance	r _{DS(ON)}	I _D = 10A, V _{GS} = 10V (Figures 9, 10)	-	0.130	0.160	Ω	
		I _D = 7A, V _{GS} = 5V (Figure 9)	-	0.135	0.165	Ω	
		I _D = 7A, V _{GS} = 4.5V (Figure 9)	-	0.140	0.168	Ω	
THERMAL SPECIFICATIONS							
Thermal Resistance Junction to Case	R _{θJC}	TO-251 and TO-252	-	-	3.06	°C/W	
Thermal Resistance Junction to Ambient	R _{θJA}		-	-	100	°C/W	
SWITCHING SPECIFICATIONS (V _{GS} = 4.5V)							
Turn-On Time	t _{ON}	V _{DD} = 50V, I _D = 7A V _{GS} = 4.5V, R _{GS} = 20Ω (Figures 15, 21, 22)	-	-	77	ns	
Turn-On Delay Time	t _{d(ON)}		-	10	-	ns	
Rise Time	t _r		-	41	-	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	30	-	ns	
Fall Time	t _f		-	28	-	ns	
Turn-Off Time	t _{OFF}		-	-	87	ns	
SWITCHING SPECIFICATIONS (V _{GS} = 10V)							
Turn-On Time	t _{ON}	V _{DD} = 50V, I _D = 10A V _{GS} = 10V, R _{GS} = 24Ω (Figures 16, 21, 22)	-	-	36	ns	
Turn-On Delay Time	t _{d(ON)}		-	6	-	ns	
Rise Time	t _r		-	18	-	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	55	-	ns	
Fall Time	t _f		-	39	-	ns	
Turn-Off Time	t _{OFF}		-	-	141	ns	
GATE CHARGE SPECIFICATIONS							
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to 10V	V _{DD} = 50V, I _D = 7A, I _{g(REF)} = 1.0mA (Figures 14, 19, 20)	-	13	16	nC
Gate Charge at 5V	Q _{g(5)}	V _{GS} = 0V to 5V		-	7.3	8.8	nC
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0V to 1V		-	0.5	0.6	nC
Gate to Source Gate Charge	Q _{gs}			-	1.4	-	nC
Gate to Drain “Miller” Charge	Q _{gd}			-	3.4	-	nC
CAPACITANCE SPECIFICATIONS							
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz (Figure 13)	-	425	-	pF	
Output Capacitance	C _{OSS}		-	75	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	22	-	pF	

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V_{SD}	$I_{SD} = 7\text{A}$	-	-	1.25	V
		$I_{SD} = 4\text{A}$	-	-	1.0	V
Reverse Recovery Time	t_{rr}	$I_{SD} = 7\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	92	ns
Reverse Recovered Charge	Q_{RR}	$I_{SD} = 7\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	273	nC

Typical Performance Curves




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY

Typical Performance Curves (Continued)





FIGURE 5. FORWARD BIAS SAFE OPERATING AREA



NOTE: Refer to Intersil Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE





FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

Test Circuits and Waveforms




FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 18. UNCLAMPED ENERGY WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS




FIGURE 21. SWITCHING TIME TEST CIRCUIT




FIGURE 22. SWITCHING TIME WAVEFORM

HUF76609D3, HUF76609D3S

SPICE Thermal Model

REV 23 August 1999
T76609d3

CTHERM1 th 6 9.50e-4
CTHERM2 6 5 2.40e-3
CTHERM3 5 4 3.90e-3
CTHERM4 4 3 4.10e-3
CTHERM5 3 2 5.60e-3
CTHERM6 2 tl 4.00e-2


RTHERM1 th 6 2.00e-2
RTHERM2 6 5 1.10e-1
RTHERM3 5 4 2.75e-1
RTHERM4 4 3 5.53e-1
RTHERM5 3 2 7.25e-1
RTHERM6 2 tl 7.56e-1

SABER Thermal Model

SABER thermal model t76609d3

```
template thermal_model th tl  
thermal_c th, tl  
{  
  ctherm.ctherm1 th 6 = 9.50e-4  
  ctherm.ctherm2 6 5 = 2.40e-3  
  ctherm.ctherm3 5 4 = 3.90e-3  
  ctherm.ctherm4 4 3 = 4.10e-3  
  ctherm.ctherm5 3 2 = 5.60e-3  
  ctherm.ctherm6 2 tl = 4.00e-2
```

```
  rtherm.rtherm1 th 6 = 2.00e-2  
  rtherm.rtherm2 6 5 = 1.10e-1  
  rtherm.rtherm3 5 4 = 2.75e-1  
  rtherm.rtherm4 4 3 = 5.53e-1  
  rtherm.rtherm5 3 2 = 7.25e-1  
  rtherm.rtherm6 2 tl = 7.56e-1  
}
```



All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (407) 724-7000
FAX: (407) 724-7240

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusée
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029