
### 查询FDJ129供应商

## 捷多邦,专业PCB打样工厂,24小时加急出货

July 2004 IRCHIL SEMICONDUCTOR **FDJ129P** P-Channel -2.5 Vgs Specified PowerTrench<sup>®</sup> MOSFET **General Description Features** This P-Channel -2.5V specified MOSFET uses • -4.2 A, -20 V.  $R_{DS(ON)}$  = 70 m $\Omega$  @ V<sub>GS</sub> = -4.5 V Fairchild's advanced low voltage PowerTrench process. It has been optimized for battery power management applications. Low gate charge Applications · Battery management low R<sub>DS(ON)</sub> Load switch package





### Absolute Maximum Ratings T<sub>4</sub>=25°C unless otherwise noted

| Symbol                            | Parameter  |           | Ratings            | Units |  |
|-----------------------------------|--|-----------|--------------------|-------|--|
| V <sub>DSS</sub>                  | Drain-Source Voltage                             |           | -20                | V     |  |
| V <sub>GSS</sub>                  | Gate-Source Voltage                              |           | ± 12               | V     |  |
| I <sub>D</sub>                    | Drain Current – Continuous                       | (Note 1a) | -4.2               | A     |  |
|                                   | – Pulsed   |           | -16                | 54 10 |  |
| P <sub>D</sub>                    | Power Dissipation for Single Operation           | (Note 1a) | 1.6                | W     |  |
| T <sub>J</sub> , T <sub>stg</sub> | Operating and Storage Junction Temperature Range |           | <u>-55 to +150</u> | °C    |  |

### Thermal Characteristics

| $R_{	ext{	heta}JA}$ | Thermal Resistance, Junction-to-Ambient | (Note 1a) | 77 | °C/W |
|---------------------|---|-----------|----|------|
|                     |   |           |    |      |

## Package Marking and Ordering Information


| Device Marking | Device  | Reel Size | Tape width | Quantity   |
|----------------|---------|-----------|------------|------------|
| .А             | FDJ129P | 7"        | 8mm        | 3000 units |



- $R_{DS(ON)}$  = 120 m $\Omega$  @ V<sub>GS</sub> = -2.5 V
- High performance trench technology for extremely
- Compact industry standard SC75-6 surface mount

| 0                                      | Demonster   | Test Conditions  | Min  | <b>T</b>       | Mari             | 11    |
|--|---|--|------|----------------|------------------|-------|
| Symbol                                 | Parameter   | Test Conditions  |      | Тур            | Мах              | Units |
| Off Char                               | acteristics                                       |  |      |                |                  |       |
| BV <sub>DSS</sub>                      | Drain–Source Breakdown Voltage                    | $V_{GS} = 0 V$ , $I_D = -250 \mu A$  | -20  |                |                  | V     |
| <u>ΔBVdss</u><br>ΔTj                   | Breakdown Voltage Temperature<br>Coefficient      | $I_D$ = -250 µA,Referenced to 25°C   |      | -18            |                  | mV/°C |
| I <sub>DSS</sub>                       | Zero Gate Voltage Drain Current                   | $V_{DS} = -16 V, V_{GS} = 0 V$   |      |                | -1               | μΑ    |
| I <sub>GSSF</sub>                      | Gate–Body Leakage, Forward                        | $V_{GS} = 12 V$ , $V_{DS} = 0 V$   |      |                | 100              | nA    |
| I <sub>GSSR</sub>                      | Gate–Body Leakage, Reverse                        | $V_{GS} = -12 V, V_{DS} = 0 V$   |      |                | -100             | nA    |
| On Char                                | acteristics (Note 2)                              |  |      |                |                  |       |
| V <sub>GS(th)</sub>                    | Gate Threshold Voltage                            | $V_{DS} = V_{GS}$ , $I_D = -250 \ \mu A$   | -0.6 | -1.1           | -1.5             | V     |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate Threshold Voltage<br>Temperature Coefficient | $I_D$ = -250 µA,Referenced to 25°C   |      | 3              |                  | mV/°C |
| R <sub>DS(on)</sub>                    | Static Drain–Source<br>On–Resistance              | $ \begin{array}{l} V_{GS} = -4.5 \ V, \ I_D = -4.2 \ A \\ V_{GS} = -2.5 \ V, \ I_D = -3.3 \ A \\ V_{GS} = -4.5 \ V, \ I_D = -4.2 \ T_J = 125^\circ C \end{array} $ |      | 54<br>91<br>72 | 70<br>120<br>100 | mΩ    |
| D(on)                                  | On–State Drain Current                            | $V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$   | -8   |                |                  | Α     |
| <b>g</b> <sub>FS</sub>                 | Forward Transconductance                          | $V_{DS} = -5 V$ , $I_D = -4.2 A$   |      | 11             |                  | S     |
| Dvnamic                                | Characteristics                                   |  | •    | •              |                  |       |
| C <sub>iss</sub>                       | Input Capacitance                                 | $V_{DS} = -10 V$ , $V_{GS} = 0 V$ ,  |      | 585            |                  | pF    |
| C <sub>oss</sub>                       | Output Capacitance                                | f = 1.0 MHz  |      | 124            |                  | pF    |
| C <sub>rss</sub>                       | Reverse Transfer Capacitance                      | 1  |      | 61             |                  | pF    |
| Switchin                               | g Characteristics (Note 2)                        | •  |      |                |                  |       |
| d(on)                                  | Turn–On Delay Time                                | $V_{DD} = -10 V$ , $I_D = -1 A$ ,  |      | 10             | 20               | ns    |
| r                                      | Turn–On Rise Time                                 | $V_{GS} = -4.5 \text{ V}, \text{ R}_{GEN} = 6 \Omega$  |      | 9              | 18               | ns    |
| t <sub>d(off)</sub>                    | Turn–Off Delay Time                               | 1  |      | 17             | 30               | ns    |
| t <sub>f</sub>                         | Turn–Off Fall Time                                | 1  |      | 10             | 20               | ns    |
| Qg                                     | Total Gate Charge                                 | $V_{DS} = -10 V$ , $I_D = -4.2 A$ ,  |      | 4              | 6                | nC    |
| Q <sub>gs</sub>                        | Gate-Source Charge                                | $V_{GS} = -4.5 V$  |      | 1.1            |                  | nC    |
| Q <sub>gd</sub>                        | Gate-Drain Charge                                 | 1  |      | 1.2            |                  | nC    |
| Drain-So                               | ource Diode Characteristics a                     | nd Maximum Ratings   |      |                |                  |       |
| V <sub>SD</sub>                        | Drain–Source Diode Forwar Voltage                 | $V_{GS} = 0 \text{ V},  I_S = -1.5 \text{ A}  (\text{Note 2})$   |      | -0.7           | -1.2             | V     |
| trr                                    | Diode Reverse Recovery Time                       | I <sub>F</sub> = -4.2 A,   |      | 16             |                  | nS    |
| Q <sub>rr</sub>                        | Diode Reverse Recovery Charge                     | d <sub>iF</sub> /d <sub>t</sub> = 100 A/μs   |      | 13             | 1                | nC    |

1. R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.





**2.** Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%


a) 77°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper.

٦. أ. b) 110°C/W when mounted on a minimum pad of 2 oz copper.

FDJ129P Rev F1 (W)







| TRADEMARKS   |                       |   |   |   |  |
|--|-----------------------|---|---|---|--|
| The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.   |                       |   |   |   |  |
| ACEx <sup>™</sup><br>ActiveArray <sup>™</sup><br>Bottomless <sup>™</sup><br>CoolFET <sup>™</sup><br>CROSSVOLT <sup>™</sup><br>DOME <sup>™</sup><br>EcoSPARK <sup>™</sup><br>E <sup>2</sup> CMOS <sup>™</sup><br>EnSigna <sup>™</sup><br>FACT <sup>™</sup><br>FACT Quiet Seri<br>Across the board<br>The Power France | d. Around the world.™ | ISOPLANAR <sup>™</sup><br>LittleFET <sup>™</sup><br>MICROCOUPLER <sup>™</sup><br>MicroFET <sup>™</sup><br>MicroPak <sup>™</sup><br>MICROWIRE <sup>™</sup><br>MSX <sup>™</sup><br>MSXPro <sup>™</sup><br>OCX <sup>™</sup><br>OCX <sup>™</sup><br>OCXPro <sup>™</sup><br>OPTOLOGIC <sup>®</sup><br>OPTOPLANAR <sup>™</sup><br>PACMAN <sup>™</sup> | Power247 <sup>TM</sup><br>PowerSaver <sup>TM</sup><br>PowerTrench <sup>®</sup><br>QFET <sup>®</sup><br>QS <sup>TM</sup><br>QT Optoelectronics <sup>TM</sup><br>Quiet Series <sup>TM</sup><br>RapidConfigure <sup>TM</sup><br>RapidConnect <sup>TM</sup><br>$\mu$ SerDes <sup>TM</sup><br>SILENT SWITCHER <sup>®</sup><br>SMART START <sup>TM</sup><br>SPM <sup>TM</sup> | SuperFET <sup>TM</sup><br>SuperSOT <sup>TM</sup> -3<br>SuperSOT <sup>TM</sup> -6<br>SuperSOT <sup>TM</sup> -8<br>SyncFET <sup>TM</sup><br>TinyLogic <sup>®</sup><br>TINYOPTO <sup>TM</sup><br>TruTranslation <sup>TM</sup><br>UHC <sup>TM</sup><br>UltraFET <sup>®</sup><br>VCX <sup>TM</sup> |  |
| Programmable Active Droop <sup>™</sup>   |                       | POP™  | Stealth™  |   |  |

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

| Datasheet Identification | Product Status            | Definition  |
|--------------------------|---------------------------|---|
| Advance Information      | Formative or<br>In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.  |
| Preliminary              | First Production          | This datasheet contains preliminary data, and<br>supplementary data will be published at a later date.<br>Fairchild Semiconductor reserves the right to make<br>changes at any time without notice in order to improve<br>design. |
| No Identification Needed | Full Production           | This datasheet contains final specifications. Fairchild<br>Semiconductor reserves the right to make changes at<br>any time without notice in order to improve design.   |
| Obsolete                 | Not In Production         | This datasheet contains specifications on a product<br>that has been discontinued by Fairchild semiconductor.<br>The datasheet is printed for reference information only.   |