

July 2002

# FDM606P

# P-Channel 1.8V Logic Level Power Trench® MOSFET

### **General Description**


This P-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance. These devices are well suited for portable electronics applications.

## **Applications**


- Load switch
- Battery charge
- · Battery disconnect circuits

## **Features**

- Fast switching
- $r_{DS(ON)} = 0.026\Omega$  (Typ),  $V_{GS} = -4.5V$
- $r_{DS(ON)} = 0.033\Omega$  (Typ),  $V_{GS} = -2.5V$
- $r_{DS(ON)} = 0.052\Omega$  (Typ),  $V_{GS} = -1.8V$







MicroFET 3x2-8

# MOSFET Maximum Ratings TA=25°C unless otherwise noted

| Symbol                            | Parameter  | Ratings    | Units |
|-----------------------------------|--|------------|-------|
| V <sub>DSS</sub>                  | Drain to Source Voltage                                | -20        | V     |
| V <sub>GS</sub>                   | Gate to Source Voltage                                 | ±8         | V     |
| 3. MITT                           | Drain Current  |            |       |
|                                   | Continuous ( $T_C = 25^{\circ}C$ , $V_{GS} = -4.5V$ )  | -6.8       | Α     |
| ID                                | Continuous ( $T_C = 100^{\circ}$ C, $V_{GS} = -2.5$ V) | -3.8       | Α     |
|                                   | Continuous ( $T_C = 100^{\circ}$ C, $V_{GS} = -1.8V$ ) | -3.0       | A     |
| Pulsed                            | Pulsed   | Figure 4   | 0.00  |
| D                                 | Power dissipation                                      | 1.92       | W     |
| $P_{D}$                           | Derate above 25°C                                      | 15.4       | mW/°C |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Temperature                      | -55 to 150 | °C    |

# Thermal Characteristics

| $R_{\theta JC}$ | Thermal Resistance Junction to Case (Note1)     | 6.0 | °C/W |
|-----------------|---|-----|------|
| $R_{\theta JA}$ | Thermal Resistance Junction to Ambient (Note 2) | 65  | °C/W |

# Package Marking and Ordering Information

| Device Marking | Device  | Package     | Reel Size | Tape Width | Quantity |
|----------------|---------|-------------|-----------|------------|----------|
| .06P           | FDM606P | MicroFET3x2 | 178 mm    | 8 mm       | 3000     |


| Symbol                               | Parameter                                    | Test Condi  | tions                   | Min  | Тур   | Max      | Units    |
|--------------------------------------|--|---|-------------------------|------|-------|----------|----------|
| Off Cha                              | racteristics                                 |   |                         |      |       |          |          |
| B <sub>VDSS</sub>                    | Drain to Source Breakdown Voltage            | $I_D = -250 \mu A, V_{GS} =$  | 0V                      | -20  | -     | -        | V        |
| I <sub>DSS</sub>                     | Zero Gate Voltage Drain Current              | $V_{DS} = -16V$<br>$V_{GS} = 0V$  | T <sub>A</sub> =100°C   | -    | -     | -1<br>-5 | μА       |
| I <sub>GSS</sub>                     | Gate to Source Leakage Current               | $V_{GS} = \pm 8V$   | 1A-100 C                | -    | -     | ±100     | nA       |
| On Cha                               | racteristics                                 |   |                         |      |       |          |          |
| V <sub>GS(TH)</sub>                  | Gate to Source Threshold Voltage             | $V_{GS} = V_{DS}, I_{D} = -25$  | 0μΑ                     | -0.4 | -0.9  | -1.5     | V        |
| 00(111)                              | $I_D = -6.8A, V_{GS} = -4.5V$                |   | .5V                     | -    | 0.026 | 0.030    |          |
| r <sub>DS(ON)</sub>                  | Drain to Source On Resistance                | $I_D = -3.8A, V_{GS} = -2.5V$   |                         | -    | 0.033 | 0.038    | Ω        |
| ( ,                                  |  | $I_D = -3.0A, V_{GS} = -1.8V$   |                         | -    | 0.052 | 0.070    |          |
| C <sub>ISS</sub>                     | Input Capacitance                            | $V_{DS} = -10V, V_{GS} = 0V,$ $f = 1MHz$ $V_{GS} = 0V \text{ to } -4.5V$      |                         | -    | 2200  | -        | pF       |
|                                      | Output Capacitance                           |   |                         |      | 350   | -        | pF<br>pF |
| C <sub>OSS</sub><br>C <sub>RSS</sub> | Reverse Transfer Capacitance                 |   |                         |      | 160   |          | pF       |
| Q <sub>g(TOT)</sub>                  | Total Gate Charge at -4.5V                   |   |                         | _    | 20    | 30       | nC       |
| $Q_{g(-2.5)}$                        | Total Gate Charge at -2.5V                   | $V_{GS} = 0V \text{ to } -2.5V$   | $V_{DD} = -10V$         | _    | 12    | 18       | nC       |
| $Q_{gs}$                             | Gate to Source Gate Charge                   | 168 01 10 2.01  | $I_{D} = -3.0A$         | _    | 3.0   | -        | nC       |
| Q <sub>qd</sub>                      | Gate to Drain "Miller" Charge                |   | $I_{g} = 1.0 \text{mA}$ | _    | 3.8   | -        | nC       |
|                                      | ng Characteristics (V <sub>GS</sub> = -4.5V) |   | 1                       |      |       |          |          |
| t <sub>ON</sub>                      | Turn-On Time                                 |   |                         | -    | -     | 81       | ns       |
| t <sub>d(ON)</sub>                   | Turn-On Delay Time                           | $V_{DD}$ = -10V, $I_{D}$ = -3.0A<br>$V_{GS}$ = -4.5V, $R_{GS}$ = 6.8 $\Omega$ |                         | -    | 9     | -        | ns       |
| t <sub>r</sub>                       | Rise Time                                    |   |                         | -    | 46    | -        | ns       |
| t <sub>d(OFF)</sub>                  | Turn-Off Delay Time                          |   |                         | -    | 134   | -        | ns       |
| t <sub>f</sub>                       | Fall Time                                    |   |                         | -    | 71    | -        | ns       |
|                                      | Turn-Off Time                                |   |                         |      | _     | 308      | ns       |

## **Drain-Source Diode Characteristics**

| V <sub>SD</sub> | Source to Drain Diode Voltage | I <sub>SD</sub> = -6.8A                      | - | -0.9 | -1.2 | V  |
|-----------------|-------------------------------|--|---|------|------|----|
| t <sub>rr</sub> | Reverse Recovery Time         | $I_{SD} = -3.0A$ , $dI_{SD}/dt = 100A/\mu s$ | - | -    | 28   | ns |
| Q <sub>RR</sub> | Reverse Recovered Charge      | $I_{SD} = -3.0A$ , $dI_{SD}/dt = 100A/\mu s$ | - | -    | 20   | nC |

#### Notes

- 1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the center drain pad.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by user's board design.
- 2.  $\rm R_{\theta JA}\,$  is 65 °C/W (steady state) when mounted on a 1 inch² copper pad on FR-4.






Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

©2001 Fairchild Semiconductor Corporation FDM606P Rev. C,






Figure 5. Transfer Characteristics




Figure 7. Drain to Source On Resistance vs Gate Voltage and Drain Current




Figure 9. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 6. Saturation Characteristics




Figure 8. Normalized Drain to Source On Resistance vs Junction Temperature





Figure 10. Normalized Drain to Source Breakdown Voltage vs Junction Temperature

©2001 Fairchild Semiconductor Corporation FDM606P Rev. C,

# **Typical Characteristic** (Continued) $T_A = 25$ °C unless otherwise noted






Figure 11. Capacitance vs Drain to Source Voltage

Figure 12. Gate Charge Waveforms for Constant Gate Currents




Figure 13. Switching Time vs Gate Resistance

©2001 Fairchild Semiconductor Corporation FDM606P Rev. C,

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx™            | FACT™                          | ImpliedDisconnect™ | PACMAN™             | SPM™                  |
|------------------|--------------------------------|--------------------|---------------------|-----------------------|
| ActiveArray™     | FACT Quiet Series™             | ISOPLANAR™         | POP™                | Stealth™              |
| Bottomless™      | FAST®                          | LittleFET™         | Power247™           | SuperSOT™-3           |
| CoolFET™         | FASTr™                         | MicroFET™          | PowerTrench®        | SuperSOT™-6           |
| CROSSVOLT™       | FRFET™                         | MicroPak™          | QFET™               | SuperSOT™-8           |
| DOME™            | GlobalOptoisolator™            | MICROWIRE™         | QS™                 | SyncFET™              |
| EcoSPARK™        | GTO™ .                         | MSX™               | QT Optoelectronics™ | TinyLogic™            |
| $E^2CMOS^{TM}$   | HiSeC™                         | MSXPro™            | Quiet Series™       | TruTranslation™       |
| EnSigna™         | I <sup>2</sup> C <sup>TM</sup> | OCX™               | RapidConfigure™     | UHC™                  |
| Across the board | . Around the world.™           | OCXPro™            | RapidConnect™       | UltraFET <sup>®</sup> |
| The Power Franc  | hise™                          | OPTOLOGIC®         | SILENT SWITCHER®    | VCX™                  |
| Programmable Ad  | ctive Droop™                   | OPTOPLANAR™        | SMART START™        |                       |

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

| Datasheet Identification | Product Status            | Definition  |
|--------------------------|---------------------------|---|
| Advance Information      | Formative or<br>In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.  |
| Preliminary              | First Production          | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production           | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.   |
| Obsolete                 | Not In Production         | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.   |