捷多邦,专业PCB打**SN54LV不H574**身**SN**74LVTH574 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS


SCBS688G - MAY 1997 - REVISED SEPTEMBER 2003

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)


SN54LVTH574 . . . J OR W PACKAGE SN74LVTH574 . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW)

> OE 20 🛮 V_{CC} 1D [19 1Q 2D [18**∏** 2Q 3 **∏** 3Q 3D [] 17 4 4D Π 5 16 Π 4Q 5D [**∏** 5Q 6D [14 [] 6Q 7D 🛮 8 13 7Q 8D [12 8Q GND 10 11 N CLK

SN74LVTH574...RGY PACKAGE (TOP VIEW)



SN54LVTH574 . . . FK PACKAGE (TOP VIEW)



description/ordering information

These octal flip-flops are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

ORDERING INFORMATION

| TA | PACKAGE† | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------------------|---------------|--------------------------|---------------------|
| 12-1-4 | QFN – RGY | Tape and reel | SN74LVTH574RGYR | LXH574 |
| | 2010 PW | Tube | SN74LVTH574DW | 11/71/574 |
| | SOIC - DW | Tape and reel | SN74LVTH574DWR | LVTH574 |
| | SOP - NS | Tape and reel | SN74LVTH574NSR | LVTH574 |
| -40°C to 85°C | SSOP - DB | Tape and reel | SN74LVTH574DBR | LXH574 |
| | T000D DW | Tube | SN74LVTH574PW | 13/1574 |
| | TSSOP – PW | Tape and reel | SN74LVTH574PWR | LXH574 |
| | VFBGA – GQN | - 4000 | SN74LVTH574GQNR | 13/1574 |
| | VFBGA – ZQN (Pb-free) | Tape and reel | SN74LVTH574ZQNR | LXH574 |
| A TITL | CDIP – J | Tube | SNJ54LVTH574J | SNJ54LVTH574J |
| -55°C to 125°C | CFP – W | Tube | SNJ54LVTH574W | SNJ54LVTH574W |
| | LCCC – FK | Tube | SNJ54LVTH574FK | SNJ54LVTH574FK |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS688G - MAY 1997 - REVISED SEPTEMBER 2003

description/ordering information (continued)

The eight flip-flops of the 'LVTH574 devices are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.


OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

SN74LVTH574 . . . GQN OR ZQN PACKAGE (TOP VIEW)



terminal assignments

| | 1 | 2 | 3 | 4 |
|---|-----|----|-----|----|
| Α | 1D | OE | VCC | 1Q |
| В | 3D | 3Q | 2D | 2Q |
| С | 5D | 4D | 5Q | 4Q |
| D | 7D | 7Q | 6D | 6Q |
| Е | GND | 8D | CLK | 8Q |


FUNCTION TABLE (each flip-flop)

| | OUTPUT | | |
|----|------------|---|-------|
| OE | CLK | D | Q |
| L | ↑ | Н | Н |
| L | \uparrow | L | L |
| L | H or L | Χ | Q_0 |
| Н | Χ | Χ | Z |



SCBS688G - MAY 1997 - REVISED SEPTEMBER 2003

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, FK, J, NS, PW, RGY, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} –0.5 V to 4 | 1.6 V |
|--|-------|
| Input voltage range, V _I (see Note 1) | |
| Voltage range applied to any output in the high-impedance | |
| or power-off state, V _O (see Note 1) | 7 V |
| Voltage range applied to any output in the high state, V_O (see Note 1)0.5 V to V_{CC} + 0 |).5 V |
| Current into any output in the low state, I _O : SN54LVTH57496 | mA |
| SN74LVTH574 | 3 mA |
| Current into any output in the high state, I_O (see Note 2): SN54LVTH574 | 3 mA |
| SN74LVTH574 64 | ∤ mA |
| Input clamp current, I _{IK} (V _I < 0) |) mA |
| Output clamp current, I _{OK} (V _O < 0) |) mA |
| Package thermal impedance, θ_{JA} (see Note 3): DB package | C/W |
| (see Note 3): DW package | C/W |
| (see Note 3): GQN/ZQN package | C/W |
| (see Note 3): NS package | C/W |
| (see Note 3): PW package | C/W |
| (see Note 4): RGY package | C/W |
| Storage temperature range, T _{stg} –65°C to 15 | 50°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SN54LVTH574, SN74LVTH574 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS688G - MAY 1997 - REVISED SEPTEMBER 2003

recommended operating conditions (see Note 5)

| | | | SN54LV | TH574 | SN74LV | TH574 | LINUT |
|---------------------|------------------------------------|-----------------|--------|-------|--------|-------|-------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| Vcc | Supply voltage | | 2.7 | 3.6 | 2.7 | 3.6 | V |
| VIH | High-level input voltage | | | | 2 | | V |
| V _{IL} | Low-level input voltage | | 0.8 | | 0.8 | V | |
| VI | Input voltage | | 5.5 | | 5.5 | V | |
| IOH | High-level output current | | | -24 | | -32 | mA |
| l _{OL} | Low-level output current | | | 48 | | 64 | mA |
| Δt/Δν | Input transition rise or fall rate | Outputs enabled | | 10 | | 10 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | | 200 | | 200 | | μs/V |
| TA | Operating free-air temperature | -55 | 125 | -40 | 85 | °C | |

NOTE 5: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCBS688G - MAY 1997 - REVISED SEPTEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | SN | 54LVTH | 574 | SN | 74LVTH5 | 74 | UNIT | |
|----------------------|-----------------|--|---|-------|------------------|-------|-------|------------------|------------|------|--|
| PAI | RAMETER | IESI CO | SUDITIONS | MIN | TYP [†] | MAX | MIN | TYP [†] | MAX | UNII | |
| VIK | | $V_{CC} = 2.7 \text{ V},$ | $I_I = -18 \text{ mA}$ | | | -1.2 | | | -1.2 | ٧ | |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$ | $I_{OH} = -100 \mu A$ | VCC-0 | .2 | | VCC-0 | .2 | | | |
| \/a | | $V_{CC} = 2.7 \text{ V},$ | $I_{OH} = -8 \text{ mA}$ | 2.4 | | | 2.4 | | | V | |
| VOH | | V _{CC} = 3 V | $I_{OH} = -24 \text{ mA}$ | 2 | | | | | | V | |
| | | ∧CC = 2 ∧ | $I_{OH} = -32 \text{ mA}$ | | | | 2 | | | | |
| | | V _{CC} = 2.7 V | I _{OL} = 100 μA | | | 0.2 | | | 0.2 | | |
| | | vCC = 2.7 v | $I_{OL} = 24 \text{ mA}$ | | | 0.5 | | | 0.5 | | |
| VoL | | | I _{OL} = 16 mA | | | 0.4 | | | 0.4 | V | |
| VOL | | V _{CC} = 3 V | I _{OL} = 32 mA | | | 0.5 | | | 0.5 | V | |
| | | VCC = 3 V | I _{OL} = 48 mA | | | 0.55 | | | | | |
| | | | $I_{OL} = 64 \text{ mA}$ | | | | | | 0.55 | | |
| | Control inputs | $V_{CC} = 0 \text{ or } 3.6 \text{ V},$ | V _I = 5.5 V | | | 10 | | | 10 | | |
| l _l | Control inputs | $V_{CC} = 3.6 \text{ V},$ | V _I = V _{CC} or GND | | | ±1 | | | ±1 | | |
| " | Data inputs | ta inputs $V_{CC} = 3.6 \text{ V}$ | $\Lambda I = \Lambda CC$ | | | 1 | | | 1 | μΑ | |
| | Data Inputs | VCC = 3.0 V | V _I = 0 | | | -5 | | | - 5 | | |
| l _{off} | | $V_{CC} = 0$, | V_{I} or $V_{O} = 0$ to 4.5 V | | | | | | ±100 | μΑ | |
| | | V _{CC} = 3 V | V _I = 0.8 V | 75 | | | 75 | | | | |
| [[] l(hold) | Data inputs | | V _I = 2 V | -75 | | | -75 | | | μΑ | |
| | | $V_{CC} = 3.6 V^{\ddagger}$, | $V_{I} = 0 \text{ to } 3.6 \text{ V}$ | | | | | | ±500 | | |
| lozh | | $V_{CC} = 3.6 \text{ V},$ | VO = 3 V | | | 5 | | | 5 | μΑ | |
| lozL | | $V_{CC} = 3.6 \text{ V},$ | $V_0 = 0.5 V$ | | | -5 | | | -5 | μΑ | |
| lozpu | | $\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$ | 0.5 V to 3 V, | | | ±100* | | | ±100 | μΑ | |
| lozpd | | $\frac{V_{CC}}{OE}$ = 1.5 V to 0, V_{O} = $\frac{V_{CC}}{OE}$ = don't care | 0.5 V to 3 V, | | | ±100* | | | ±100 | μΑ | |
| | | V _{CC} = 3.6 V, | Outputs high | | | 0.19 | | | 0.19 | | |
| ICC | | $I_{O} = 0$, | Outputs low | | | 5 | | | 5 | mA | |
| | | $V_I = V_{CC}$ or GND | Outputs disabled | | | 0.19 | | | 0.19 | | |
| Δlcc§ | ΔI_{CC} | | | | 0.2 | | | 0.2 | mA | | |
| Ci | | V _I = 3 V or 0 | | | 3 | | | 3 | | pF | |
| Co | | V _O = 3 V or 0 | | | 7 | | | 7 | | pF | |
| | | | | | | | | | | | |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



 $^{^{\}dagger}$ All typical values are at VCC = 3.3 V, TA = 25°C.

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCBS688G - MAY 1997 - REVISED SEPTEMBER 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | SN54L\ | /TH574 | | SN74LVTH574 | | | | |
|-----------------|---------------------------------|-------------------|--------------|--------|-------|-------------------|--------------|-------|-------|------|
| | | V _{CC} = | 3.3 V 3 V | VCC = | 2.7 V | V _{CC} = | 3.3 V 3 V | VCC = | 2.7 V | UNIT |
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| fclock | Clock frequency | | 150 | | 150 | | 150 | | 150 | MHz |
| t _W | Pulse duration, CLK high or low | 3.3 | | 3.3 | | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time, data before CLK↑ | 2 | | 2.4 | | 2 | | 2.4 | | ns |
| th | Hold time, data after CLK↑ | 0.9 | | 0.9 | | 0.3 | | 0 | | ns |


switching characteristics over recommended free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| | | | | SN54LVTH574 | | | | SN74LVTH574 | | | | |
|------------------|-----------------|----------------|-------------------|-------------|-------|-------|-----|-------------|-----|-------|-------|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = | | VCC = | 2.7 V | | ± 0.3 V | V | VCC = | 2.7 V | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | TYP† | MAX | MIN | MAX | |
| f _{max} | | | 150 | | 150 | | 150 | | | 150 | | MHz |
| ^t PLH | OL K | Q | 1.7 | 4.9 | | 5.9 | 1.8 | 3 | 4.5 | | 5.3 | |
| t _{PHL} | CLK | | 1.7 | 4.9 | | 5.5 | 1.8 | 3 | 4.5 | | 5.3 | ns |
| ^t PZH | ŌĒ | _ | 1.4 | 5.1 | | 6.5 | 1.5 | 3.2 | 4.8 | | 5.9 | |
| t _{PZL} | OE | Q | 1.4 | 5.1 | | 6.1 | 1.5 | 3.5 | 4.8 | | 5.9 | ns |
| ^t PHZ | ŌĒ | 0 | 1 | 5.9 | | 6.4 | 2 | 3.5 | 4.8 | | 5.1 | 20 |
| t _{PLZ} | OE | Q | 0.8 | 4.8 | | 5.3 | 2 | 3.2 | 4.4 | | 4.4 | ns |

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SCBS688G - MAY 1997 - REVISED SEPTEMBER 2003

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







11-Feb-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|----------------------------|------------------|--|
| 5962-9583201Q2A | ACTIVE | LCCC | FK | 20 | 1 | None | Call TI | Level-NC-NC-NC |
| 5962-9583201QRA | ACTIVE | CDIP | J | 20 | 1 | None | Call TI | Level-NC-NC-NC |
| 5962-9583201QSA | ACTIVE | CFP | W | 20 | 1 | None | Call TI | Level-NC-NC-NC |
| 5962-9583201VRA | ACTIVE | CDIP | J | 20 | 1 | None | Call TI | Level-NC-NC-NC |
| 5962-9583201VSA | ACTIVE | CFP | W | 20 | 1 | None | Call TI | Level-NC-NC-NC |
| SN74LVTH574DBLE | OBSOLETE | SSOP | DB | 20 | | None | Call TI | Call TI |
| SN74LVTH574DBR | ACTIVE | SSOP | DB | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LVTH574DW | ACTIVE | SOIC | DW | 20 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-2-250C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LVTH574DWR | ACTIVE | SOIC | DW | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-250C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LVTH574GQNR | ACTIVE | VFBGA | GQN | 20 | 1000 | None | SNPB | Level-1-240C-UNLIM |
| SN74LVTH574NSR | ACTIVE | SO | NS | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74LVTH574PW | ACTIVE | TSSOP | PW | 20 | 70 | Pb-Free (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| SN74LVTH574PWLE | OBSOLETE | TSSOP | PW | 20 | | None | Call TI | Call TI |
| SN74LVTH574PWR | ACTIVE | TSSOP | PW | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| SN74LVTH574RGYR | ACTIVE | QFN | RGY | 20 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1YEAR |
| SN74LVTH574ZQNR | ACTIVE | VFBGA | ZQN | 20 | 1000 | Pb-Free (RoHS) | SNAGCU | Level-1-260C-UNLIM |
| SNJ54LVTH574FK | ACTIVE | LCCC | FK | 20 | 1 | None | Call TI | Level-NC-NC-NC |
| SNJ54LVTH574J | ACTIVE | CDIP | J | 20 | 1 | None | Call TI | Level-NC-NC-NC |
| SNJ54LVTH574W | ACTIVE | CFP | W | 20 | 1 | None | Call TI | Level-NC-NC-NC |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.




PACKAGE OPTION ADDENDUM

11-Feb-2005

reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



GQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).




DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.





- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
 - E. Package complies to JEDEC MO-241 variation BC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265