NIXIN

8 Digit LED Display Driver

General Description

The Maxim ICM7218 display driver interfaces microprocessors to an 8 digit, 7 segment, numeric LED display. Included on chip are two types of 7 segment decoders, multiplex scan circuitry, segment and digit drivers, and an 8 × 8 static memory.

The ICM7218A and ICM7218B accept data in a serial format and drive common anode (ICM7218A) or common cathode (ICM7218B) displays. The ICM7218C and ICM7218D accept data in a parallel format and drive common anode (ICM7218C) or common cathode (ICM7218D) displays. All four versions can display the data in either hexadecimal or code B format. The ICM7218A and ICM7218B also feature a No Decode mode where each individual segment can be independently controlled. This is particularly useful in driving bar graphs.

The Maxim ICM7218 is an alternative for both the Intersil ICM7218 and ICM7228. When ordering, specify ICM7218 for both devices.

Applications

Instrumentation


Test Equipment

Hand Held Instruments

Bargraph Displays

Panel Meters

Typical Operating Circuit



Features


- ♦ Improved 2nd Source! See 3rd page of this data sheet for our "Maxim Advantage"
- ◆ Fast Access Time: 200ns Write Pulse Width
- ♦ Microprocessor Compatible
- Hexadecimal and Code B Decoders
- Individual Segment Control with "No Decode" Feature
- ♦ Digit and Segment Drivers On-Chip
- ♦ Common Anode and Common Cathode LED versions available
- **♦ Low Power CMOS**

Ordering Information

| PART | TEMP. RANGE | PACKAGE* |
|-------------|----------------|---------------------|
| ICM7218AIPI | -20°C to +85°C | 28 Lead Plastic DIP |
| ICM7218AIJI | -20°C to +85°C | 28 Lead CERDIP |
| ICM7218BIPI | -20°C to +85°C | 28 Lead Plastic DIP |
| ICM7218BIJI | -20°C to +85°C | 28 Lead CERDIP |
| ICM7218CIPI | -20°C to +85°C | 28 Lead Plastic DIP |
| ICM7218CIJI | -20°C to +85°C | 28 Lead CERDIP |
| ICM7218DIPI | -20°C to +85°C | 28 Lead Plastic DIP |
| ICM7218DIJI | -20°C to +85°C | 28 Lead CERDIP |
| | | |

(Ordering Information Continued on Last Page.)

Pin Configuration



MIXIM

Maxim Integrated Products

ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | 6V |
|---|---------|
| Digit Output Current | 500mA |
| Segment Output Current | 100mA |
| Input Voltage (any terminal) V+ + 0.3V to GNI | O.3V |
| (1 | Note 1) |

Power Dissipation (28 Pin CERDIP) 1.0W (Note 2)

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS $(V^{+} = 5V \pm 10\%, T_A = 25^{\circ}C)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|--|---|------------|------------------|-------------|-------|
| Operating Voltage | V ⁺ | Power Down Mode | 4 2 | | 6 6 | v |
| Quiescent Supply Current | Io | Shutdown (Note 3) | 6 | 10 | 300 | μΑ |
| Operating Supply Current | I _{OP} | Decoder On, Outputs Open Ckt No Decode, Outputs Open Ckt | 250 200 | | 950 450 | μΑ |
| Digit Drive Current | I _{DIG} | Common Anode $V_{OUT} = V^* - 2.0V$ Common Cathode $V_{OUT} = V^- + 1V$ | -170 50 | _ | | mA |
| Digit Leakage Current | I _{DLK} | | | | 100 | μΑ |
| Peak Segment Drive Current | I _{SEG} | Common Anode $V_{OUT} = V^{-} + 1.5V$ Common Cathode $V_{OUT} = V^{+} - 2.0V$ | 20 -10 | 25 | | mA |
| Segment Leakage Current | I _{SLK} | | | _ | 50 | μΑ |
| Display Scan Rate | f _{MUX} | Per Digit | | 250 | | Hz |
| Three Level Input Logical "1" Input Voltage Floating Input Logical "0" Input Voltage | V _{INH} V _{INF} V _{INL} | Hexadecimal ICM7218C, D (Pin 9) Code B ICM7218C, D (Pin 9) Shutdown ICM7218C, D (Pin 9) | 4.0 2.0 | | 3.0 1.75 | V |
| Three Level Input Impedance | Z _{IN} | Note 3 | | 100 | | kΩ |
| Logical "1" Input Voltage Logical "0" Input Voltage | V _{IH} V _{IL} | | 3.5 | | 0.8 | v |
| Write Pulse Width (Negative) Write Pulse Width (Positive) | t _w | 7218A, B | 550 550 | 400 400 | | ns |
| Write Pulse Width (Negative) Write Pulse Width (Positive) | t _w | 7218C, D | 400 400 | 250 250 | | ns |
| Mode Hold Time | t _{mh} | 7218A, B | - | 150 | | ns |
| Mode Pulse Width | t _m | 7218A, B | 500 | | | ns |
| Data Set Up Time | t _{ds} | | 500 | | | ns |
| Data Hold Time | t _{dh} | | 25 | | | ns |
| Digit Address Set Up Time Digit Address Hold Time | t _{das} t _{dah} | ICM7218C, D ICM7218C, D | 500 100 | | | ns |
| Data Input Impedance | Z _{IN} | 5-10pF Gate Capacitance | | 10 ¹⁰ | | Ohms |

- Note 1: Due to the SCR structure inherent in the CMOS process used to fabricate these devices, connecting any terminal to a voltage greater than V* or less than GROUND may cause destructive device latchup. For this reason it is recommended that no inputs from sources operating on a different power supply be applied to the device before its own supply is established, and when using multiple supply systems the supply to the ICM7218 should be turned on first.
- Note 2: These limits refer to the package and will not be obtained during normal operation. Derate above 50° C by 25mW per °C.
 Note 3: In the ICM7218C and D (random access versions) the Hexa/Code B/Shutdown Input (Pin 9) has internal biasing resistors to hold it at V*/2 when Pin 9 is open circuited. These resistors consume power and result in a Quiescent Supply Current (I_Q) of typically 50µA. The ICM7218A and B devices do not have these biasing resistors and thus are not subject to this condition.

The electrical characteristics above are a reproduction of a portion of Intersil's copyrighted (1983, 1984) data book. This information does not constitute any representation by Maxim that Intersil's products will perform in accordance with these specifications. The Electrical Characteristics Table along with the descriptive excepts from manufacturer's data sheet have been included in this data sheet solely for comparative purposes.

IVIIXIIVI ADVANTAGE™8 Digit LED Display Driver

- ♦ 200ns Write Pulse Width
- ♦ Zero Hold Time Mode, Data and Address
- ♦ Single Digit Update Mode ICM7218A, B
- ♦ Guaranteed Interdigit Blanking Time
- ♦ Increased LED Display Drive Current
- ♦ Improved ESD Protection (Note 4)
- ♦ Maxim Quality and Reliability

ABSOLUTE MAXIMUM RATINGS: This device conforms to the Absolute Maximum Ratings on adjacent page. ELECTRICAL CHARACTERISTICS


 $(V^{+} = 5V \pm 10\%, T_{A} = 25^{\circ}C)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|--|---|-------------------|--------------------------|-------------------|--|
| Supply Voltage | V ⁺ | -20° C \leq T _A \leq +85° C Operating Data Retention | 4 2 | | 6 6 | V |
| Shutdown Supply Current | I _o | ICM7218A, B ICM7218C, D (3 level input open) | | 5 25 | 300 300 | μΑ |
| Operating Supply Current | I _{OP} | Decoding all 8's, display open No Decode, display outputs open Display blank, driving display Decoding all 8's and D.P.s, driving display | | 200 200 200 240 | 450 450 450 | μ Α μ Α μ Α mA |
| Digit Drive Current | I _{DIG} | Common Anode V _{OUT} = V ⁺ - 2.0V Common Cathode V _{OUT} = 1.0V | -200 50 | -300 70 | | mA mA |
| Digit Leakage Current | I _{DLK} | Shutdown, V ⁺ = 5V Common Anode, V _{OUT} = 0V Common Cathode, V _{OUT} = 5V | | -10 10 | -100 100 | μΑ μΑ |
| Peak Segment Drive Current | I _{SEG} | Common Anode $V_{OUT} = 1.5V$ Common Cathode $V_{OUT} = V^{+} - 2.0V$ | 20 -10 | 30 -20 | | mA |
| Segment Leakage Current | I _{SLK} | Shutdown, V* = 5V Common Anode, V _{OUT} = 5V Common Cathode, V _{OUT} = 0V | | -1 1 | -50 50 | μA μA |
| Input Leakage Current | I _{IL} | All inputs except pin 9 of ICM7218C, D V = 5V, -20°C \leq T $_{A} \leq$ +85°C V_{IN} = 0V V_{IN} = 5V | | -0.01 0.01 | -1 1 | μ Α μ Α |
| Display Scan Rate | f _{MUX} | V ⁺ = 5V | 75 | 250 | | Hz |
| Interdigit Blanking Time | t _{idb} | V ⁺ = 5V | 2 | 10 | | μs |
| Three Level Input | V _{INH} V _{INF} V _{INL} | Pin 9, ICM7218 C, D only, V* = 5V Input "high" voltage Floating input Input "low" voltage | 4.2 2.0 | | 3.0 0.8 | V V |
| Three Level Input Impedance | Z _{IN} | Pin 9, ICM7218C, D only | 50 | 100 | | kΩ |
| Input High Voltage Input Low Voltage | V _{IH} | All inputs except pin 9 of ICM7218C, D $-20^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C}$ | 2.0 | | 0.8 | V |
| Write Pulse Width (Low) | t _{wi} | | 200 | 100 | | ns |
| Write Pulse Width (High) | t _{wh} | | 1.0 | | | μs |
| Input Setup Time | t _{ids} | All inputs except pin 9 of ICM7218C, D (Note 5) | 250 | 150 | | ns |
| Input Hold Time | t _{idh} | All inputs except pin 9 of ICM7218C, D (Note 5) | 0 | -20 | | ns |

Note 4: All pins are designed to withstand electrostatic discharge (ESD) levels in excess of 2000V (Mil Std 883B Method 3015.1 Test Circuit).

Note 5: This specification replaces the original manufacturer's separate specifications for data, address, and mode inputs,

Typical Operating Characteristics



ICM7218 BLOCK DIAGRAMS




Table 1. Input Definitions, ICM7218A and ICM7218B

Note: Pin Configurations for the ICM7218A/B are shown on last page.

| INPUT | PIN | STATE | FUNCTION | |
|--------------------------------------|------------|-------------|---|--|
| WRITE | 8 | High Low | Input Not Loaded Into Memory Input Loaded Into Memory | |
| MODE | 9 | High Low | Loads Control Word on WR Loads Input Data on WR | |
| ID0-ID2, DIGIT ADDRESS | 12, 11, 13 | High Low | Loads "one" Loads "zero" | |
| ID3, BANK SELECT | 14 | High Low | Select RAM Bank A (Hex or Code B Select RAM Bank B Data only) | |
| ID4, SHUTDOWN (MODE High) | 10 | High Low | Normal Operation Shutdown | |
| ID5, DECODE/NO DECODE (MODE High) | 6 | High Low | No Decode Decode | |
| ID6, HEX/CODE B (MODE High) | 5 | High Low | Hexadecimal Decoding Code B Decoding | |
| ID7, DATA COMING (MODE High) | 7 | High Low | Data Coming (control word) No Data Coming (control word) | |
| ID0-ID7, INPUT DATA (MODE Low) | 5-7, 10-14 | High Low | Loads "one" (Note 1) Loads "zero" (Note 1) | |

Note 1: A "zero" or low level on ID7 turns ON the decimal point. In the NO DECODE mode, a "one" or high input turns ON the corresponding segment, except for the decimal point which is turned OFF by a high level on ID7.

_ Detailed Description Input Data Formats

The ICM7218A and ICM7218B have three possible data formats: Hexadecimal, Code B, and No Decode. Figure 7 lists the character sets for the decode modes.

The data format of the ICM7218A/B is selected by writing to bits ID4, ID5, and ID6 of the control register (See Table 1, Input Definitions). Hexadecimal and Code B data is entered via ID0-ID3 while ID7 controls the decimal point.

The No Decode mode of the ICM7218A and ICM7218B allows the direct segment-by-segment control of all 64 segments driven by the ICM7218. In the No Decode mode, the inputs directly control the outputs as follows:

| Data Input | ID7 | ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 |
|-----------------------|------------------|-----|-----|-----|-----|-----|-----|-----|
| Controlled Segment | Decimal Point | Α | В | С | Ε | G | F | D |

An input high level turns on the respective segment, except for the decimal point, which is turned on by an input low level on ID7.

The ICM7218C and ICM7218D have only Hexadecimal and Code B formats. The MODE input, pin 9, a three level input, selects the Hexadecimal format when driven high, the Code B format when floating or

driven to mid-supply, and the shutdown mode when driven low

Shutdown and Display Blanking

When shutdown, the ICM7218 enters a low power standby mode which typically uses only $10\mu A$ of supply current. In this mode the ICM7218 turns off the multiplex scan oscillator as well as the digit and segment drivers, however input data can still be entered when in the shutdown mode. Data is retained in memory even with the supply voltage as low as 2V. The ICM7218A/B is shutdown by writing a control word with Shutdown (ID4) low. The ICM7218C/D is put into shutdown mode by driving MODE low.

The ICM7218 operating current with the display blanked is $200\mu\text{A}$. All versions of the ICM7218 can be blanked by writing Hex FF to all digits and selecting Code B format. The ICM7218A and ICM7218B can also be blanked by selecting No Decode mode and writing Hex 80 to all digits.

Microprocessor Interface, ICM7218A and ICM7218B

All Maxim ICM7218A/B inputs, including MODE, feature a 250ns minimum data setup and 0ns hold time. With a 200ns minimum write pulse, the ICM7218 can directly interface to most microprocessor buses. Input logic levels are TTL and CMOS compatible. Figure 8 shows a typical method of driving the ICM7218A/B

Table 2. Input Definitions, ICM7218C and ICM7218D

Note: Pin Configurations for the ICM7218C/D are shown on last page.

| INPUT | PIN | STATE | FUNCTION |
|-----------------------------------|------------|----------------------|--|
| WRITE | 8 | High Low | Input Not Loaded Into Memory Input Loaded Into Memory |
| MODE (Note 1) | 9 | High Float Low | Hexadecimal Decode Code B Decode Shutdown |
| DA0-DA2, DIGIT ADDRESS | 5, 6, 10 | High Low | Loads "ones" Loads "zeros" |
| ID0-ID3, INPUT DATA and ID7, D.P. | 11-14 7 | High Low | Loads "ones" Loads "zeros" |

Note 1: Pin 9 of the ICM7218C and ICM7218D controls the selection of Hex, Code B, and Shutdown modes and is independent of the WRITE pulse.

Note 2: A "zero" or low level on ID7 turns ON the decimal point segment.

from a microprocessor bus. The MODE input is driven by A0 and writing to an odd address updates the control register.

The ICM7218A/B has three data entry modes: control word update without data update, 8 digit data update, and single digit data update. In all three modes the control register is first updated by pulsing the WRITE input while the MODE input is high, thereby latching data into the control register. The control register selects Shutdown, Decode/No Decode, and Hex/Code B operation as shown in Table 1. A unique feature of the Maxim ICM7218A/B is that there are two banks of internal RAM in the Hexadecimal and Code B display formats. ID3 selects which bank of the internal RAM is displayed.

The logic state of DATA COMING (ID7) is also latched during a control register update. If the latched value of DATA COMING (ID7) is high, the display is blanked and an 8 digit data update is initiated. The next 8 write pulses latch data into the 8 bytes of RAM onboard the ICM7218A/B, starting with digit 1 and ending with digit 8. After the eighth write pulse, the display unblanks and the new data is displayed. Additional write pulses after the eighth pulse are ignored. All 8 digits are displayed in the data format (Hex/Code B/No Decode) specified by the control word that preceded the 8 digit update.

The control register can be rewritten without updating all 8 digits by writing to the ICM7218A/B with MODE high and DATA COMING low. No further action is necessary.

Single Digit Update Mode

The Maxim ICM7218A/B has a "single digit update" mode which allows one digit to be changed without updating the entire display. First the control register

is updated with MODE high, DATA COMING (ID7) low, the desired data format on ID4 and ID6, and the address of the digit to be updated on data lines ID0-ID2 (See Table 3). A second write to the ICM7218, this time with MODE low, transfers the data from ID0-ID7 into the selected digit's RAM location. The data format (Hex/Code B/No Decode) can be specified independently for each digit when in the single digit update mode.

Compatibility with the Intersil ICM7218A and ICM7218B

The Maxim ICM7218A/B is upwardly compatible with the Intersil ICM7218A/B. The Maxim ICM7218A/B adds two functions: bank select and single digit update.

ID0-ID3 are "don't care" when writing a control word to the Intersil ICM7218A/B. When writing a control word to the Maxim ICM7218A/B, ID0-ID2 select the address for a single digit update, while ID3 selects either bank A or bank B for Hex and Code B data. ID3 is a "don't care" for No Decode data. The bank select feature is upwardly compatible with the Intersil ICM7218A/B; software written for the Intersil ICM7218A/B will work with the Maxim ICM7218A/B provided all control word updates have the same value for ID3, either high or low.

The single digit update is upwardly compatible; it is an invalid operation with the Intersil ICM7218A/B and is unlikely to occur in software originally written for the Intersil ICM7218A/B.




Figure 3. Write Cycle Timing




Figure 4. Control Word Update Timing—ICM7218A/B




Figure 5. Single Digit Update Timing—ICM7218A/B





Figure 6. 8 Digit Update Timing—ICM7218A/B

| ID3 | ID2 | ID1 | ID0 | HEXADECIMAL | CODE B |
|-----|-----|-----|-----|-------------|---------|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 | 2 |
| 0 | 0 | 1 | 1 | 3 | 3 |
| 0 | 1 | 0 | 0 | 4 | 4 |
| 0 | 1 | 0 | 1 | 5 | 5 |
| 0 | 1 | 1 | 0 | 6 | 6 |
| 0 | 1 | 1 | 1 | 7 | 7 |
| 1 | 0 | 0 | 0 | 8 | 8 |
| 1 | 0 | 0 | 1 | 9 | 9 |
| 1 | 0 | 1 | 0 | А | - |
| 1 | 0 | 1 | 1 | р | E |
| 1 | 1 | 0 | 0 | С | н |
| 1 | 1 | 0 | 1 | d | L |
| 1 | 1 | 1 | 0 | E | Р |
| 1 | 1 | 1 | 1 | F | (Blank) |

Figure 7. Display Font



Microprocessor Interface, ICM7218C and ICM7218D

All Maxim ICM7218C and IMC7218D inputs are TTL and CMOS compatible with the exception of the three-level input, HEX/CODE B/SHUTDOWN (Pin 9). All other data and address inputs have identical 250ns setup and 0ns hold times. The minimum write pulse width is 200ns, allowing direct interface to most microprocessor buses. Figure 9 shows a typical ICM7218C/D bus interface. The 8 digits of the ICM7218C/D are addressed as 8 contiguous bytes of RAM

The interface to the ICM7218C and ICM7218D is similar to that of a RAM. Select the digit to be updated with the address lines DA0-DA2, place the data to be written on ID0-ID3 and ID7, then pulse the WRITE input low.

Since the ICM7218C/D does not have a control register, Hexadecimal or Code B font selection and shutdown mode are directly controlled through the three-level input at Pin 9. The ICM7218C/D does not have a No Decode mode.




Figure 8. ICM7218A/B μP Bus Interface

Applications Information Common Anode Display Interface, ICM7218A and ICM7218C

The common anode digit and segment driver output schematics are shown in Figures 10 and 11. The common anode digit driver output impedance is approximately 4 ohms. This provides a nearly constant voltage to the display digits. The N-channel segment driver output impedance of 50Ω limits the segment current to approximately 30mA peak current per segment. Segment current limiting resistors are NOT required. Both the segment and digit outputs can directly drive the display.

Each segment's current is not significantly affected by whether other segments are on or off. This is because the segment driver output impedance is much higher than that of the digit driver. This feature is important in bar graph applications, where each bar graph element should be the same brightness, independent of the number of elements turned on.

Common Cathode Display Interface, ICM7218B and ICM7218D

The common cathode digit and segment driver output schematics are shown in Figures 12 and 13. The N-channel digit drivers have an output impedance of approximately 15Ω. The NPN segment drivers have an output impedance of approximately 75 ohms. The common cathode display driver output currents are only 1/4 the common anode display driver currents. Therefore, the ICM7218A and ICM7218C common anode display drivers are recommended for those

Table 3. Digit Addressing

| | DATA LINE | | Selected |
|-----|-----------|-----|----------|
| ID2 | ID1 | ID0 | Digit |
| 0 | 0 | 0 | D1 |
| 0 | 0 | 1 | D2 |
| 0 | 1 | 0 | D3 |
| 0 | 1 | 1 | D4 |
| 1 | 0 | 0 | D5 |
| 1 | 0 | 1 | D6 |
| 1 | 1 | 0 | D7 |
| 1 | 1 | 1 | D8 |

applications where high brightness is desired. The ICM7218B and ICM7218D common cathode display drivers are suitable for driving bubble-lensed monolithic 7 segment displays. They can also drive individual LED displays up to 0.3" height when high brightness is not required.

Display Multiplexing

Each digit of the ICM7218 is on for approximately 500μ s, with a multiplexing frequency of approximately 250Hz. The interdigit blanking time is 10μ s typical, 2μ s minimum. The Maxim ICM7218 turns off both the digit drivers and the segment drivers during the interdigit blanking period. The digit multiplexing sequence is: D1, D7, D8, D6, D4, D3, D2, and D5.




Figure 9. ICM7218C/D μP Bus Interface




Figure 10. Common Anode Digit Driver




Figure 12. Common Cathode Digit Driver

Driving Larger Displays

If very high display brightness is desired, the ICM7218 display driver outputs can be externally buffered. Figures 14 and 15 show how to drive either common anode or common cathode displays using the ICM7218B or ICM7218D. The Maxim ICM7218 has a guaranteed 2μ s interdigit blanking time. This eliminates the ghosting (faint display of the data from another digit) that would occur if the external buffer turnoff time were to overlap the beginning of the next digit period.

Another method of doubling display currents is to connect two digit outputs together and load the same




Figure 11. Common Anode Segment Driver




Figure 13. Common Cathode Segment Driver

data into both digits. This drives the display with the same peak current, but the average current doubles because each digit of the display is on for twice as long, i.e. for 1/4 duty cycle rather than 1/8.

Three Level Input, ICM7218C and ICM7218D.

As shown in Table 1, pin 9 controls three functions: Hexadecimal display decoding, Code B display decoding, and shutdown mode. In many applications pin 9 will be permanently wired to one state. When pin 9 cannot be permanently left in one state, use the circuits illustrated in Figure 16 to drive this three level input.




Figure 14. Driving Larger Common Anode Displays with External Transistors




Figure 16. Drive Circuits for ICM7218C/D MODE Input





Figure 15. Driving Larger Common Cathode Displays with External Transistors


Power Supply Bypassing


Connect a minimum of $47\mu\text{F}$ in parallel with $0.1\mu\text{F}$ between V $^{+}$ and ground. These capacitors should be placed in close proximity to the ICM7218 to reduce the power supply ripple caused by the 200mA multiplexed LED display drive current pulses.

Package Information



Pin Configurations





_ Ordering Information (continued)

| PART | TEMP. RANGE | PACKAGE |
|-------------|----------------|-------------------|
| ICM7218AI/D | -20°C to +85°C | Dice |
| ICM7218AIQI | -20°C to +85°C | 28 Lead Quad Pack |
| ICM7218BI/D | -20°C to +85°C | Dice |
| ICM7218BIQI | -20°C to +85°C | 28 Lead Quad Pack |
| ICM7218CI/D | -20°C to +85°C | Dice |
| ICM7218CIQI | -20°C to +85°C | 28 Lead Quad Pack |
| ICM7218DI/D | -20°C to +85°C | Dice |
| ICM7218DIQI | -20°C to +85°C | 28 Lead Quad Pack |

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.