

Data Sheet July 2003 FN6044.1

Low-Voltage, Single Supply, DPDT High Performance Analog Switch

The Intersil ISL43410 is a precision, bidirectional, analog switch configured as a double pole/double throw (DPDT) switch. The ISL43410 is designed to operate from a single +2V to +12V supply. It is equipped with an inhibit pin to simultaneously open all signal paths.

ON resistance is 115Ω with a +5V supply, 45Ω with a +12V supply, and 190Ω with a +3V supply. Each switch can handle rail to rail analog signals. The off-leakage current is only 1nA at 25° C or 2.5nA at 85° C. All digital inputs have 0.8V to 2.4V logic thresholds ensuring TTL/CMOS logic compatibility when using a single +5V supply. Some of the smallest packages are available, alleviating board space limitations, and making Intersil's newest line of low-voltage switches an ideal solution.

The ISL43410 is a DPDT, which is perfect for use in 2-to-1 multiplexer applications.

Table 1 summarizes the performance of this switch.

TABLE 1. FEATURES AT A GLANCE

CONFIGURATION	DPDT					
12V R _{ON}	45Ω					
12V t _{ON} /t _{OFF}	25ns/24ns					
4.5V R _{ON}	115Ω					
4.5V t _{ON} /t _{OFF}	60ns/30ns					
3V R _{ON}	190Ω					
3V t _{ON} /t _{OFF}	120ns/45ns					
Packages	10 Ld MSOP, 16 Ld QFN 3x3					

Related Literature

- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"
- Application Note AN557 "Recommended Test Procedures for Analog Switches"
- Application Note AN520 "CMOS Analog Multiplexers and Switches; Specifications and Application Considerations.
- Application Note AN1034 "Analog Switch and Multiplexer Applications"

Features

•	Fully Specified at 3V, 5V, and 12V Supplies for 10%
	Tolerances

• ON Resistance (R _{ON}) Max, V _S = 5V
R _{ON} Matching Between Channels<29
Low Charge Injection 3pC (Ma.
• Single Supply Operation+2V to +12
• Low Power Consumption (PD)
Low Off Leakage Current
• Fast Switching Action (V _S = 5V) - t _{ON}
- t _{ON} 60r
- t _{OFF} 30r

- Guaranteed Break-Before-Make
- TTL, CMOS Compatible
- Available in 10 Ld MSOP and 16 Ld QFN Packages

Applications


• Battery Powered, Handheld, and Portable Equipment

W.DZSC.COM

- Communications Systems
 - Radios
 - Telecom Infrastructure
 - ADSL, VDSL Modems
- Test Equipment
 - Medical Ultrasound
 - Electrocardiograph
 - Magnetic Resonance Image
 - CT and PET Scanners (MRI)
 - ATE
- Audio and Video Switching
- Various Circuits
 - +3V/+5V DACs and ADCs
 - Sample and Hold Circuits
 - Operational Amplifier Gain Switching Networks
 - High Frequency Analog Switching
 - High Speed Multiplexing
 - Integrator Reset Circuits




Pinouts (Note 1)



NOTE:

1. Switches Shown for Logic "0" Inputs.



Truth Table

ISL43410

INH	ADD	SWITCH ON
1	X	NONE
0	0	NCX
0	1	NOX

NOTE: Logic "0" $\leq\!0.8\text{V}.$ Logic "1" $\geq\!2.4\text{V},$ with $\text{V}_{\mbox{S}}$ between 3.3V and 11V.

Pin Descriptions

PIN	FUNCTION
V+	System Power Supply Input (+2V to +12V)
GND	Ground Connection
INH	Digital Control Input. Connect to GND for Normal Operation. Connect to V+ to turn all switches off.
COM	Analog Switch Common Pin
NO	Analog Switch Normally Open Pin
NC	Analog Switch Normally Closed Pin
ADD	Address Input Pin
N.C.	No Internal Connection

Ordering Information

PART NO. (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL43410IU (410I)	-40 to 85	10 Ld MSOP	M10.118
ISL43410IU-T (410I)	-40 to 85	10 Ld MSOP Tape and Reel	M10.118
ISL43410IR (410I)	-40 to 85	16 Ld QFN	L16.3X3
ISL43410IR-T (410I)	-40 to 85	16 Ld QFN Tape and Reel	L16.3X3

ISL43410

Absolute Maximum Ratings V+ to GND -0.3 to 15V Input Voltages INH, NO, NC, ADD (Note 2) -0.3 to ((V+) + 0.3V) Output Voltages COM (Note 2) -0.3 to ((V+) + 0.3V) Continuous Current (Any Terminal) 30mA Peak Current NO, NC, or COM (Pulsed 1ms, 10% Duty Cycle, Max) 40mA

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (ºC/W)
10 Ld MSOP Package (Note 3)	190
16 Ld QFN Package (Note 4)	62
Maximum Junction Temperature (Plastic Package)	150°C
Moisture Sensitivity (See Technical Brief TB363)	
All Packages	Level 1
Maximum Storage Temperature Range68	5 ^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10s)	300°C
(MSOP - Lead Tips Only)	

Operating Conditions

Temperature Range ISL43410IX-40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 2. Signals on NC, NO, COM, ADD, or INH exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 3. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 4. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications +5V Supply Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 5), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 6) MIN	TYP	(NOTE 6)	UNITS
ANALOG SWITCH CHARACTERIS	STICS					l.
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	$V+ = 4.5V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 3.5V$,	25	-	115	118	Ω
	(See Figure 5)	Full	-	-	150	Ω
RON Matching Between Channels,	$V+ = 4.5V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 3.5V$, (Note 8)	25	-	1	3	Ω
ΔR _{ON}		Full	-	-	5	Ω
R _{ON} Flatness, R _{FLAT(ON)}	$V+ = 5.5V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 1.5V$, $2.5V$,	25	-	12	13	Ω
	3.5V, (Note 9)		-	13	18	Ω
NO or NC OFF Leakage Current,	$V+ = 5.5V$, $V_{COM} = 1V$, 4.5V, V_{NO} or $V_{NC} = 4.5V$, 1V,	25	-1	-	1	nA
I _{NO(OFF)} or I _{NC(OFF)}	(Note 7)	Full	-2.5	-	2.5	nA
COM OFF Leakage Current,	$V+ = 5.5V$, $V_{COM} = 4.5V$, $1V$, V_{NO} or $V_{NC} = 1V$, $4.5V$,	25	-1	-	1	nA
I _{COM(OFF)}	(Note 7)		-2.5	-	2.5	nA
COM ON Leakage Current,	$V_{+} = 5.5V$, $V_{COM} = 1V$, 4.5V, or V_{NO} or $V_{NC} = 1V$,	25	-1	-	1	nA
I _{COM(ON)}	4.5V, or Floating, (Note 7)	Full	-5	-	5	nA
DIGITAL INPUT CHARACTERISTI	cs					
Input Voltage High, V _{INH}		Full	2.4	1.4	-	V
Input Voltage Low, V _{INL}		Full	-	1.3	0.8	V
Input Current, I _{INH} , I _{INL}	V+ = 5.5V, V _{IN} = 0V or V+	Full	-0.5	-	0.5	μА
DYNAMIC CHARACTERISTICS						
Inhibit Turn-ON Time, t _{ON}	$V+ = 4.5V$, V_{NO} or $V_{NC} = 3V$, $R_L = 300\Omega$, $C_L = 35pF$,	25	-	60	65	ns
	V _{IN} = 0 to 3, (See Figure 1)	Full	-	-	80	ns
Inhibit Turn-OFF Time, t _{OFF}	$V+ = 4.5V$, V_{NO} or $V_{NC} = 3V$, $R_L = 300\Omega$, $C_L = 35pF$,	25	-	30	35	ns
	V _{IN} = 0 to 3, (See Figure 1)	Full	-	-	40	ns
Address Transition Time, t _{TRANS}	$V+ = 4.5V$, V_{NO} or $V_{NC} = 3V$, $R_L = 300\Omega$, $C_L = 35pF$,	25	-	61	70	ns
	V _{IN} = 0 to 3, (See Figure 1)	Full	-	-	85	ns
Break-Before-Make Time Delay, t _D	$V+=5.5V, R_L=300\Omega, C_L=35 pF, V_{NO}=V_{NC}=3V, \\ V_{IN}=0 \text{ to 3, (See Figure 3)}$	Full	5	16	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$, (See Figure 2)	25	-	0.3	1	рС

2 -----

ISL43410

Electrical Specifications +5V Supply

Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 5), Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 6) MIN	TYP	(NOTE 6) MAX	UNITS
OFF Isolation	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, (See Figure 4)	25	-	75	-	dB
Crosstalk (Channel-to-Channel)	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, (See Figure 6)	25	-	-85	-	dB
NO or NC OFF Capacitance, COFF	f = 1MHz, V _{NO} or V _{NC} = V _{COM} = 0V, (See Figure 7)	25	-	4	-	pF
COM OFF Capacitance, CCOM(OFF)	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, (See Figure 7)	25	-	6	-	pF
COM ON Capacitance, C _{COM(ON)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, (See Figure 7)	25	-	12	-	pF
POWER SUPPLY CHARACTERISTICS						
Power Supply Range		Full	2	-	12	٧
Positive Supply Current, I+	$V+ = 5.5V$, $V_{IN} = 0V$ or $V+$, all channels on or off	Full	-1	0.0001	1	μΑ

NOTES:

- 5. V_{IN} = input voltage to perform proper function.
- 6. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 7. Leakage parameter is 100% tested at high temp, and guaranteed by correlation at 25°C.
- 8. $\Delta R_{ON} = R_{ON} (MAX) R_{ON} (MIN)$.
- 9. Flatness is defined as the difference between the maximum and minimum value of on-resistance over the specified analog signal range.

Electrical Specifications +3V Supply Test Conditions: V+ = +2.7V to +3.6V, GND = 0V, V_{AH} = 2.4V, V_{AL} = 0.8V (Note 5), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 6) MIN	TYP	(NOTE 6) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	$V+ = 3.0V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 1.5V$,	25	-	190	220	Ω
	(See Figure 5)	Full	-	-	250	Ω
R _{ON} Matching Between Channels,	$V+ = 3.0V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 1.5V$, (Note 8)	25	-	1	3	Ω
ΔR_{ON}		Full	-	-	5	Ω
R _{ON} Flatness, R _{FLAT(ON)}	$V+ = 3.0V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 0.5V$, $1.5V$,	25	-	48	90	Ω
	(Note 9)	Full	-	=	90	Ω
NO or NC OFF Leakage Current,	$V+ = 3.6V$, $V_{COM} = 1V$, $3V$, V_{NO} or $V_{NC} = 3V$, $1V$,	25	-1	-	1	nA
I _{NO(OFF)} or I _{NC(OFF)}	(Note 7)		-2.5	-	2.5	nA
COM OFF Leakage Current,	$V+ = 3.6V$, $V_{COM} = 3V$, 1V, V_{NO} or $V_{NC} = 1V$, 3V,	25	-1	-	1	nA
ICOM(OFF)	(Note 7)	Full	-2.5	-	2.5	nA
COM ON Leakage Current,	$V+ = 3.6V$, $V_{COM} = 1V$, 3V, or V_{NO} or $V_{NC} = 1V$, 3V,	25	-1	-	1	nA
ICOM(ON)	r floating, (Note 7)	Full	-5	-	5	nA
DIGITAL INPUT CHARACTERISTI	CS					
Input Voltage High, V _{INH}		Full	2.0	1.0	-	V
Input Voltage Low, V _{INL}		Full	-	0.8	0.5	V
Input Current, I _{INH} , I _{INL}	V+ = 3.6V, V _{IN} = 0V or V+	Full	-0.5	-	0.5	μА
DYNAMIC CHARACTERISTICS						
Inhibit Turn-ON Time, t _{ON}	$V+ = 2.7V$, V_{NO} or $V_{NC} = 1.5V$, $R_L = 300\Omega$, $C_L = 35pF$,	25	-	144	155	ns
	V _{IN} = 0 to 3, (See Figure 1)	Full	-	-	175	ns
Inhibit Turn-OFF Time, t _{OFF}	$V+ = 2.7V$, V_{NO} or $V_{NC} = 1.5V$, $R_L = 300\Omega$, $C_L = 35pF$,	25	-	53	60	ns
	V _{IN} = 0 to 3, (See Figure 1)	Full	-	-	65	ns
Address Transition Time, t _{TRANS}	$V+ = 2.7V$, V_{NO} or $V_{NC} = 1.5V$, $R_L = 300\Omega$, $C_L = 35pF$,	25	-	145	160	ns
	V _{IN} = 0 to 3, (See Figure 1)	Full	-	-	190	ns
Break-Before-Make Time Delay, t _D	$V+=3.6V, R_L=300\Omega, C_L=35 pF, V_{NO} \mbox{ or } V_{NC}=1.5V, \\ V_{IN}=0 \mbox{ to } 3, \mbox{ (See Figure 3)}$	Full	15	35	-	ns

Electrical Specifications +3V Supply Test Conditions: V+ = +2.7V to +3.6V, GND = 0V, V_{AH} = 2.4V, V_{AL}= 0.8V (Note 5), Unless Otherwise Specified **(Continued)**

TEMP (NOTE 6) (NOTE 6) **TEST CONDITIONS PARAMETER TYP UNITS** (°C) MIN MAX $C_L = 1.0 nF$, $V_G = 0V$, $R_G = 0\Omega$, (See Figure 2) Charge Injection, Q 25 0.5 рC OFF Isolation $R_L = 50\Omega$, $C_L = 5pF$, f = 1MHz, (See Figure 4) 25 75 dΒ $R_L = 50\Omega$, $C_L = 5pF$, f = 1MHz, (See Figure 6) Crosstalk (Channel-to-Channel) 25 -85 NO or NC OFF Capacitance, C_{OFF} | f = 1MHz, V_{NO} or $V_{NC} = V_{COM} = 0V$, (See Figure 7) 25 4 pF COM OFF Capacitance, f = 1MHz, V_{NO} or $V_{NC} = V_{COM} = 0V$, (See Figure 7) 25 6 рF C_{COM(OFF)} COM ON Capacitance, C_{COM(ON)} f = 1MHz, V_{NO} or $V_{NC} = V_{COM} = 0V$, (See Figure 7) 25 12 pF POWER SUPPLY CHARACTERISTICS Positive Supply Current, I+ V+ = 3.6V, $V_{IN} = 0V$ or V+, all channels on or off Full -1 0.0001 μΑ


Electrical Specifications + 12V Supply

Test Conditions: V+ = +10.8V to +13.2V, GND = 0V, V_{INH} = 4V, V_{INL} = 0.8V (Note 5), Unless Otherwise Specified

H = 12.0V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 9V, See Figure 5) H = 12.0V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 9V, (Note 8) H = 13.2V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 3V, 6V, 9V, Iote 9) H = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 12V, 1V, Iote 7) H = 13.0V, V _{COM} = 12V, 1V, V _{NO} or V _{NC} = 1V, 12V, Iote 7) H = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V, Iote 7)	Full 25	0	- 45 - 0.5 - 5 -	V+ 50 70 3 5 6	V Ω Ω Ω Ω
See Figure 5) + = 12.0V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 9V, (Note 8) + = 13.2V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 3V, 6V, 9V, lote 9) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 12V, 1V, lote 7) + = 13.0V, V _{COM} = 12V, 1V, V _{NO} or V _{NC} = 1V, 12V, lote 7) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V, lote 7)	25 Full 25 Full 25 Full 25 Full 25 Full 25 Full 25	- - - - - -1 -2.5	- 0.5 - 5	50 70 3 5 6	Ω Ω Ω Ω
See Figure 5) + = 12.0V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 9V, (Note 8) + = 13.2V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 3V, 6V, 9V, lote 9) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 12V, 1V, lote 7) + = 13.0V, V _{COM} = 12V, 1V, V _{NO} or V _{NC} = 1V, 12V, lote 7) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V, lote 7)	Full 25 Full 25 Full 25 Full 25 Full 25 Full 25	- - - - - -1 -2.5	- 0.5 - 5	70 3 5 6 10	Ω Ω Ω
See Figure 5) + = 12.0V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 9V, (Note 8) + = 13.2V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 3V, 6V, 9V, lote 9) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 12V, 1V, lote 7) + = 13.0V, V _{COM} = 12V, 1V, V _{NO} or V _{NC} = 1V, 12V, lote 7) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V, lote 7)	25 Full 25 Full 25 Full 25	- - - -1 -2.5	0.5 - 5 -	3 5 6 10	Ω Ω Ω
+ = 13.2V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 3V, 6V, 9V, lote 9) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 12V, 1V, lote 7) + = 13.0V, V _{COM} = 12V, 1V, V _{NO} or V _{NC} = 1V, 12V, lote 7) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V, lote 7)	Full 25 Full 25 Full 25 Full 25	-1 -2.5	- 5 -	5 6 10	Ω
+ = 13.2V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 3V, 6V, 9V, lote 9) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 12V, 1V, lote 7) + = 13.0V, V _{COM} = 12V, 1V, V _{NO} or V _{NC} = 1V, 12V, lote 7) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V, lote 7)	25 Full 25 Full 25	-1 -2.5	-	6	Ω
lote 9) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 12V, 1V, lote 7) + = 13.0V, V _{COM} = 12V, 1V, V _{NO} or V _{NC} = 1V, 12V, lote 7) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V,	Full 25 Full 25	-1 -2.5	-	10	
lote 9) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 12V, 1V, lote 7) + = 13.0V, V _{COM} = 12V, 1V, V _{NO} or V _{NC} = 1V, 12V, lote 7) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V,	25 Full 25	-1 -2.5			Ω
lote 7) + = 13.0V, V _{COM} = 12V, 1V, V _{NO} or V _{NC} = 1V, 12V, lote 7) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V,	Full 25	-2.5	-		
lote 7) + = 13.0V, V _{COM} = 12V, 1V, V _{NO} or V _{NC} = 1V, 12V, lote 7) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V,	25		_	1	nA
lote 7) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V,	_	-1		2.5	nA
lote 7) + = 13.0V, V _{COM} = 1V, 12V, V _{NO} or V _{NC} = 1V, 12V,	Full		-	1	nA
	ı un	-2.5	-	2.5	nA
	25	-1	-	1	nA
iloating, (Note 1)	Full	-5	-	5	nA
					ļ
	Full	2.9	2.5	-	V
	Full	-	2.3	0.8	V
+ = 13V, V _{IN} = 0V or V+	Full	-0.5	-	0.5	μА
					1
$V+=10.8V,V_{\hbox{NO}}\hbox{or}V_{\hbox{NC}}=10V,R_L=300\Omega,C_L=35p\hbox{F},\\ V_{\hbox{IN}}=0\hbox{to}4,(\hbox{See Figure}1)$	25	-	25	30	ns
	Full	-	-	35	ns
$V+=10.8V,V_{\hbox{NO}}\hbox{or}V_{\hbox{NC}}=10V,R_{\hbox{L}}=300\Omega,C_{\hbox{L}}=35p\hbox{F},\\ V_{\hbox{IN}}=0\hbox{to}4,(\hbox{See Figure}1)$	25	-	24	28	ns
	Full	-	-	30	ns
$V+ = 10.8V$, V_{NO} or $V_{NC} = 10V$, $R_L = 300\Omega$, $C_L = 35pF$,	25	-	35	50	ns
V _{IN} = 0 to 4, (See Figure 1)		-	-	55	ns
$+ = 13.0 \text{ V}, R_L = 300\Omega, C_L = 35 \text{pF}, V_{NO} \text{ or } V_{NC} = 10 \text{ V}, M_{NC} = 10 \text{ V}$	Full	3	9	-	ns
$L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$, (See Figure 2)	25	-	1.2	3	рС
$L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, (See Figure 4)	25	-	75	-	dB
$L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, (See Figure 6)	25	-	-85	-	dB
= 1MHz, V _{NO} or V _{NC} = V _{COM} = 0V, (See Figure 7)	25	-	4	-	pF
= 1MHz, V_{NO} or $V_{NC} = V_{COM} = 0V$, (See Figure 7)	25	-	6	-	pF
= 1MHz, V_{NO} or $V_{NC} = V_{COM} = 0V$. (See Figure 7)	25	-	12	-	pF
S					<u> </u>
	Full	-1	0.0001	1	μА
+ + 10 + 10 + 10 L L L = = S	$= 10.8 \text{V}, \text{V}_{\text{NO}} \text{ or } \text{V}_{\text{NC}} = 10 \text{V}, \text{R}_{\text{L}} = 300 \Omega, \text{C}_{\text{L}} = 35 \text{pF},$ $= 0 \text{ to } 4, \text{ (See Figure 1)}$ $= 10.8 \text{V}, \text{V}_{\text{NO}} \text{ or } \text{V}_{\text{NC}} = 10 \text{V}, \text{R}_{\text{L}} = 300 \Omega, \text{C}_{\text{L}} = 35 \text{pF},$ $= 0 \text{ to } 4, \text{ (See Figure 1)}$ $= 10.8 \text{V}, \text{V}_{\text{NO}} \text{ or } \text{V}_{\text{NC}} = 10 \text{V}, \text{R}_{\text{L}} = 300 \Omega, \text{C}_{\text{L}} = 35 \text{pF},$ $= 0 \text{ to } 4, \text{ (See Figure 1)}$ $= 13.0 \text{V}, \text{R}_{\text{L}} = 300 \Omega, \text{C}_{\text{L}} = 35 \text{pF}, \text{V}_{\text{NO}} \text{ or } \text{V}_{\text{NC}} = 10 \text{V},$ $= 0 \text{ to } 4, \text{ (See Figure 3)}$ $= 1.0 \text{nF}, \text{V}_{\text{G}} = 0 \text{V}, \text{R}_{\text{G}} = 0 \Omega, \text{ (See Figure 2)}$ $= 50 \Omega, \text{C}_{\text{L}} = 5 \text{pF}, \text{f} = 1 \text{MHz}, \text{(See Figure 4)}$ $= 50 \Omega, \text{C}_{\text{L}} = 5 \text{pF}, \text{f} = 1 \text{MHz}, \text{(See Figure 6)}$ $1 \text{MHz}, \text{V}_{\text{NO}} \text{ or } \text{V}_{\text{NC}} = \text{V}_{\text{COM}} = 0 \text{V}, \text{(See Figure 7)}$ $1 \text{MHz}, \text{V}_{\text{NO}} \text{ or } \text{V}_{\text{NC}} = \text{V}_{\text{COM}} = 0 \text{V}, \text{(See Figure 7)}$		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$


5 -----

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.


FIGURE 1A. MEASUREMENT POINTS




Repeat test for other switches. C_L includes fixture and stray capacitance.

 $V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + R_{(ON)}}$

FIGURE 1B. TEST CIRCUIT



Logic input waveform is inverted for switches that have the opposite logic sense.



Repeat test for other switches. C_L includes fixture and stray capacitance.

$$V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + R_{(ON)}}$$

FIGURE 1D. ADDRESS TEST CIRCUIT

FIGURE 1C. ADDRESS MEASUREMENT POINTS

FIGURE 1. SWITCHING TIMES





FIGURE 2A. MEASUREMENT POINTS


V_G = NO or NC COM ADD INH C_L LOGIC INPUT

FIGURE 2B. TEST CIRCUIT

FIGURE 2. CHARGE INJECTION

Test Circuits and Waveforms (Continued)





Repeat test for other switches. C_L includes fixture and stray capacitance.

FIGURE 3A. MEASUREMENT POINTS

FIGURE 3B. TEST CIRCUIT

FIGURE 3. BREAK-BEFORE-MAKE TIME




FIGURE 4. OFF ISOLATION TEST CIRCUIT




FIGURE 5. R_{ON} TEST CIRCUIT




FIGURE 6. CROSSTALK TEST CIRCUIT




FIGURE 7. CAPACITANCE TEST CIRCUIT

Detailed Description

The ISL43410 operates from a single 2V to 12V supply with low on-resistance (115 Ω) and high speed operation (t_{ON} = 60ns, t_{OFF} = 30ns). The ISL43410 is especially well suited to portable battery powered equipment thanks to the low operating supply voltage (2.0V), low power consumption (3 μ W), low leakage currents (5nA max), and the tiny MSOP and QFN packaging. High frequency applications also benefit from the wide bandwidth, and the very high off isolation (75dB) and crosstalk rejection (-85dB).

Supply Sequencing And Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and GND (see Figure 8). To prevent forward biasing these diodes, V+ must be applied before any input signals, and input signal voltages must remain between V+ and GND. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a $1k\Omega$ resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

This method is not applicable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low R_{ON} switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These additional diodes limit the analog signal from 1V below V+ to 1V above GND. The low leakage current performance is unaffected by this approach, but the switch resistance may increase, especially at low supply voltages.




FIGURE 8. OVERVOLTAGE PROTECTION

Power-Supply Considerations

The ISL43410 construction is typical of most CMOS analog switches, except that they have only two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 13V maximum supply voltage, the ISL43410's 15V maximum supply voltage provides plenty of room for the 10% tolerance of 12V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 2.0V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance* curves for details.

V+ and GND also power the internal logic and level shifters. The level shifters convert the input logic levels to switched V+ and GND signals to drive the analog switch gate terminals.

This device cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration.

Logic-Level Thresholds

The ISL43410 is TTL compatible (0.8V and 2.4V) over a supply range of 3V to 11V (see Figure 11). At 12V the V $_{\rm IH}$ level is about 2.5V. This is still below the TTL guaranteed high output minimum level of 2.8V, but noise margin is reduced. For best results with a 12V supply, use a logic family the provides a V $_{\rm OH}$ greater than 3V.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails (see Figure 12). Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation. The ISL43410 has been designed to minimize the supply current whenever the digital input voltage is not driven to the supply rails (0V to V+). For example driving the device with 3V logic (0V to 3V) while operating with a 5V supply the device draws only $10\mu A$ of current (see Figure 12 for $V_{IN}=3V$). Similar devices of competitors can draw 8 times this amount of current.

High-Frequency Performance

In 50Ω systems, signal response is reasonably flat even past 100MHz (see Figure 17). Figure 17 also illustrates that the frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feed through from a switch's input to its output. Off Isolation is the resistance to this feed through, while Crosstalk indicates the amount of feed through from one switch to another. Figure 18 details the high Off Isolation and Crosstalk rejection provided by this family. At 10MHz, Off Isolation is about 55dB in 50Ω systems, decreasing approximately 20dB

per decade as frequency increases. Higher load impedances decrease Off Isolation and Crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.

Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given

signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and V+ or GND.

Typical Performance Curves T_A = 25°C, Unless Otherwise Specified




FIGURE 9. ON RESISTANCE vs SUPPLY VOLTAGE




FIGURE 10. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 11. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE




FIGURE 12. SUPPLY CURRENT vs DIGITAL ADDRESS INPUT VOLTAGE

$Typical\ Performance\ Curves\ T_A=25^{o}C,\ Unless\ Otherwise\ Specified\ (Continued)$




FIGURE 13. TURN - ON TIME vs SUPPLY VOLTAGE




FIGURE 15. ADDRESS TRANS TIME vs SUPPLY VOLTAGE




FIGURE 17. FREQUENCY RESPONSE




FIGURE 14. TURN - OFF TIME vs SUPPLY VOLTAGE




FIGURE 16. CHARGE INJECTION vs SWITCH VOLTAGE




FIGURE 18. CROSSTALK AND OFF ISOLATION

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND


TRANSISTOR COUNT:

193

PROCESS:

Si Gate CMOS

Mini Small Outline Plastic Packages (MSOP)



NOTES:


- These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- Formed leads shall be planar with respect to one another within 0.10mm (.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane
- Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only

M10.118 (JEDEC MO-187BA) 10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIN	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.007	0.011	0.18	0.27	9
С	0.004	0.008	0.09	0.20	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
е	0.020 BSC		0.50	BSC	-
Е	0.187	0.199	4.75	5.05	-
L	0.016	0.028	0.40	0.70	6
L1	0.037	0.037 REF		REF	-
N	1	10		0	7
R	0.003	-	0.07	-	-
R1	0.003	-	0.07	-	-
θ	5 ⁰	15 ⁰	5 ⁰	15 ⁰	-
α	0°	6 ⁰	0°	6 ⁰	-

Rev. 0 12/02

Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)



L16.3x3

16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220VEED-2 ISSUE C)

	MILLIMETERS			
SYMBOL	MIN	NOMINAL	MAX	NOTES
Α	0.80	0.90	1.00	-
A1	-	-	0.05	-
A2	-	-	1.00	9
A3	0.20 REF			9
b	0.18	0.23	0.30	5, 8
D	3.00 BSC			-
D1	2.75 BSC			9
D2	1.35	1.50	1.65	7, 8
Е	3.00 BSC			-
E1	2.75 BSC			9
E2	1.35	1.50	1.65	7, 8
е	0.50 BSC			-
k	0.25	-	-	-
L	0.30	0.40	0.50	8
L1	-	-	0.15	10
N	16			2
Nd	4			3
Ne	4			3
Р	-	-	0.60	9
θ	-	-	12	9

Rev. 0 10/02

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- Features and dimensions A2, A3, D1, E1, P & 0 are present when Anvil singulation method is used and not present for saw singulation.
- Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

12