

Data Sheet

September 21, 2005

FN7458.1


865MHz Multiplexing Amplifier

The ISL59421 is a 865MHz bandwidth multiplexing amplifier designed primarily for video switching. This Mux amp has user-settable gain and also features a high speed threestate function to enable the output of multiple devices to be wired together. All logic inputs have pull-downs to ground and may be left floating. The ENABLE pin, when pulled high, sets the ISL59421 to the low current power-down mode for power sensitive applications - consuming just 5mW.

TABLE 1. CHANNEL SELECT LOGIC TABLE

S0	ENABLE	HIZ	OUTPUT		
0	0	0	IN0		
1	0	0	IN1		
Х	1	Х	Power Down		
Х	0	1	High Z		
Pinout Pinout					

Pinout



Ordering Information

df.dzsc.com

PART NUMBER	PART MARKING	PACKAGE	TAPE & REEL	PKG. DWG. #
ISL59421IU BBRAA		10 Ld MSOP	-	MDP0043
ISL59421IU-T7	BBRAA	10 Ld MSOP	7"	MDP0043
ISL59421IU-T13	BBRAA	10 Ld MSOP	13"	MDP0043
ISL59421IUZ (Note)	BBSAA	10 Ld MSOP (Pb-free)	075	MDP0043
ISL59421IUZ-T7 (Note)	BBSAA	10 Ld MSOP (Pb-free)	7"	MDP0043
ISL59421IUZ-T13 (Note)	BBSAA	10 Ld MSOP (Pb-free)	13"	MDP0043

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC


Features

- 865MHz (-3dB) Bandwidth (A_V = 1, V_{OUT} = 100mV_{P-P})
- 350MHz (-3dB) Bandwidth (A_V = 2, V_{OUT} = 2V_{P-P})
- Slew Rate (A_V = 1, R_L = 500Ω, V_{OUT} = 4V)1417V/µs
- Slew Rate (A_V = 2, R_I = 500Ω, V_{OUT} = 5V) 2008V/µs
- Adjustable Gain
- High Speed Three-state Output (HIZ)
- Low Current Power-Down 5mW
- Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

- HDTV/DTV Analog Inputs
- Video Projectors
- Computer Monitors
- · Set-top Boxes
- Security Video
- · Broadcast Video Equipment

Functional Diagram



ENABLE pin must be low in order to activate the HIZ state

Absolute Maximum Ratings (T_A = 25°C)

Supply Voltage (V+ to V-)11V
Input Voltage
Supply Turn-on Slew Rate1V/μs
IN- Input Current (Note 1)
Digital & Analog Input Current (Note 1) 50mA
Output Current (Continuous) 50mA
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7) 2500V
Machine Model

Storage Temperature Range	65°C to +150°C
Ambient Operating Temperature	40°C to +85°C
Operating Junction Temperature	40°C to +125°C
Power Dissipation	See Curves
θ_{JA}	See Curves

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. If an input signal is applied before the supplies are powered up, the input current must be limited to these maximum values.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications V+ = +5V, V- = -5V, GND = 0V, $T_A = 25^{\circ}C$, $R_L = 500\Omega$ to GND unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
GENERAL					ll.	
±I _S Enabled	Supply Current	No load, V _{IN} = 0V, ENABLE Low	12.5	14.5	20	mA
I _S Disabled	Disabled Supply Current +	No load, V _{IN} = 0V, ENABLE High	0.6	1	1.5	mA
	Disabled Supply Current -	No load, V _{IN} = 0V, ENABLE High		3	10	μΑ
V _{OUT}	Positive Output Swing	$V_{IN} = 2V$, $R_L = 500\Omega$, $A_V = 2$	3.5	3.9		V
	Negative Output Swing	$V_{IN} = -2V$, $R_L = 500\Omega$, $A_V = 2$		-3	-2.8	V
lout	Output Current	$R_L = 10\Omega$ to GND	±80	±130	±180	mA
Vos	Output Offset Voltage		-8	±2	8	mV
lb+	Input Bias Current	V _{IN} = 0V	-4	-2.5	-1.5	μΑ
lb-	Feedback Input Bias Current	V _{IN} = 0V	-28	16	28	μΑ
R _{out}	Output Resistance	HIZ = logic high, (DC), A _V = 1		1.4		МΩ
		HIZ = logic low, (DC), A _V = 1		0.2		Ω
R _{IN}	Input Resistance	V _{IN} = ±3.5V		10		ΜΩ
A _{CL} or A _V	Voltage Gain	$V_{IN} = \pm 1.5 V$, $R_L = 500 \Omega$, $R_F = R_G = 600 \Omega$	1.99	2	2.01	V/V
I _{TRI}	Output Current in Three-state	V _{OUT} = 0V	-35		35	μА
LOGIC						
V_{H}	Input High Voltage (Logic Inputs)		2			V
VL	Input Low Voltage (Logic Inputs)				0.8	V
I _{IH}	Input High Current (Logic Inputs)		55	90	135	μΑ
I _{IL}	Input Low Current (Logic Inputs)			2	10	μА
AC GENERAL					Į.	
- 3dB BW	-3dB Bandwidth	$A_V = 1$, $R_F = 357\Omega$, $V_{OUT} = 100 \text{mV}_{P-P}$, $C_L = 4.9 \text{pF}$, $C_G = 0.6 \text{pF}$		865		MHz
		$A_V = 2$, $R_F = R_G = 100\Omega$, $V_{OUT} = 2V_{P-P}$, $C_L = 6.3pF$, $C_G = 0.6pF$		350		MHz

 $\textbf{Electrical Specifications} \hspace{0.5cm} \text{V+ = +5V, V- = -5V, GND = 0V, T}_{A} = 25^{\circ}\text{C}, R}_{L} = 500\Omega \text{ to GND unless otherwise specified.}$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
0.1dB BW	0.1dB Bandwidth	$A_V = 1$, $R_F = 357\Omega$, $V_{OUT} = 100 \text{mV}_{P-P}$, $C_L = 4.9 \text{pF}$, $C_G = 0.6 \text{pF}$		90		MHz
		$A_V = 2$, $R_F = R_G = 100\Omega$, $V_{OUT} = 2V_{P-P}$, $C_L = 6.3pF$, $C_G = 0.6pF$		80		MHz
dG	Differential Gain Error	NTSC-7, R _L = 150, C _L = 4.9pF, A _V = 1		0.01		%
		NTSC-7, R _L = 150, C _L = 6.3pF, A _V = 2		0.01		%
dP	Differential Phase Error	NTSC-7, R _L = 150, C _L = 4.9pF, A _V = 1		0.02		0
		NTSC-7, R _L = 150, C _L = 6.3pF, A _V = 2		0.02		0
+SR	Slew Rate	25% to 75%, A_V = 1, V_{OUT} = 4V, R_L = 500Ω, C_L = 6.5pF		1417		V/µs
		25% to 75%, A_V = 2, V_{OUT} = 5V, R_L = 500 Ω , C_L = 6.5pF		2008		V/µs
-SR	Slew Rate	25% to 75%, A_V = 1, V_{OUT} = 4V, R_L = 500 Ω , C_L = 6.5pF		1101		V/µs
		25% to 75%, A_V = 2, V_{OUT} = 5V, R_L = 500Ω, C_L = 6.5pF		1563		V/µs
PSRR	Power Supply Rejection Ratio	DC, PSRR V+ and V- combined	-60	-68		dB
ISO	Channel Isolation	f = 10MHz, Ch-Ch X-Talk and Off Isolation, C_L = 6.3pF		75		dB
SWITCHING CH	IARACTERISTICS					
V _{GLITCH}	Channel-to-Channel Switching Glitch	$V_{IN} = 0V$, $C_L = 6.3pF$, $A_V = 2$		26		mV _{P-P}
	Enable Switching Glitch	V _{IN} = 0V, C _L = 6.3pF, A _V = 2		1280		mV _{P-P}
	HIZ Switching Glitch	V _{IN} = 0V, C _L = 6.3pF, A _V =2		430		mV _{P-P}
t _{SW-L-H}	Channel Switching Time Low to High	1.2V logic threshold to 10% movement of analog output		24		ns
t _{SW-H-L}	Channel Switching Time High to Low	1.2V logic threshold to 10% movement of analog output		19		ns
TRANSIENT RE	SPONSE					
t _R , t _F	Rise & Fall Time, 10% to 90%	$A_V = 1$, $R_F = 357\Omega$, $V_{OUT} = 100 \text{mV}_{P-P}$, $C_L = 4.9 \text{pF}$, $C_G = 0.6 \text{pF}$		0.52		ns
		$A_V = 2$, $R_F = R_G = 100\Omega$, $V_{OUT} = 2V_{P-P}$, $C_L = 6.3pF$, $C_G = 0.6pF$		1.11		ns
ts	0.1% Settling Time	$A_V = 2$, $R_F = R_G = 100\Omega$, $V_{OUT} = 2V_{P-P}$, $C_L = 6.3$ pF, $C_G = 0.6$ pF		4.7		ns
Os	Overshoot	$A_V = 1$, $R_F = 357\Omega$, $V_{OUT} = 100 \text{mV}_{P-P}$, $C_L = 4.9 \text{pF}$, $C_G = 0.6 \text{pF}$		5.95		%
		$A_V = 2$, $R_F = R_G = 100\Omega$, $V_{OUT} = 2V_{P-P}$, $C_L = 6.3 pF$, $C_G = 0.6 pF$		16.56		%
^t PLH	Propagation Delay - Low to High, 10% to 10%	$A_V = 1$, $R_F = 357\Omega$, $V_{OUT} = 100 \text{mV}_{P-P}$, $C_L = 4.9 \text{pF}$, $C_G = 0.6 \text{pF}$		0.43		ns
		$A_V = 2$, $R_F = R_G = 100\Omega$, $V_{OUT} = 2V_{P-P}$, $C_L = 6.3 pF$, $C_G = 0.6 pF$		0.73		ns
t _{PHL}	Propagation Delay- High to Low, 10% to 10%	$A_V = 1$, $R_F = 357\Omega$, $V_{OUT} = 100 \text{mV}_{P-P}$, $C_L = 4.9 \text{pF}$, $C_G = 0.6 \text{pF}$		0.55		ns
		$A_V = 2$, $R_F = R_G = 100\Omega$, $V_{OUT} = 2V_{P-P}$, $C_L = 6.3pF$, $C_G = 0.6pF$		0.82		ns

T O O O

$\textbf{Typical Performance Curves} \ \, \text{V}_{S} = \pm 5 \text{V}, \, \text{R}_{L} = 500 \Omega \text{ to GND}, \, \text{T}_{A} = 25 ^{\circ}\text{C}, \, \text{unless otherwise specified}.$




FIGURE 1. SMALL SIGNAL GAIN vs FREQUENCY vs ${\sf C}_{\sf L}$




FIGURE 3. LARGE SIGNAL GAIN vs FREQUENCY vs CL




FIGURE 5. SMALL SIGNAL 0.1dB GAIN vs FREQUENCY vs CL




FIGURE 2. SMALL SIGNAL GAIN vs FREQUENCY vs R_{L}




FIGURE 4. LARGE SIGNAL GAIN vs FREQUENCY vs R_L




FIGURE 6. SMALL SIGNAL 0.1dB GAIN vs FREQUENCY vs RL

$\textbf{Typical Performance Curves} \ \ V_S = \pm 5 \text{V}, \ \ R_L = 500\Omega \ \ \text{to GND}, \ \ T_A = 25^{\circ}\text{C}, \ \text{unless otherwise specified}. \ \textbf{(Continued)}$




FIGURE 7. LARGE SIGNAL 0.1dB GAIN vs FREQUENCY vs C_{L}




FIGURE 9. PSRR CHANNELS




FIGURE 11. INPUT NOISE vs FREQUENCY




FIGURE 8. LARGE SIGNAL 0.1dB GAIN vs FREQUENCY vs RL




FIGURE 10. CROSSTALK AND OFF ISOLATION




FIGURE 12. INPUT NOISE vs FREQUENCY

$\textbf{Typical Performance Curves} \ \ V_S = \pm 5 V, \ R_L = 500 \Omega \ \ to \ GND, \ T_A = 25 ^{\circ}C, \ unless \ otherwise \ specified. \textbf{(Continued)}$




FIGURE 13. CHANNEL TO CHANNEL SWITCHING GLITCH $V_{IN} = 0V,\, A_V = 2$




FIGURE 15. ENABLE SWITCHING GLITCH $V_{IN} = 0V$, $A_V = 2$




FIGURE 17. HIZ SWITCHING GLITCH $V_{IN} = 0V$, $A_V = 2$




FIGURE 14. CHANNEL TO CHANNEL TRANSIENT RESPONSE $V_{\mbox{\scriptsize IN}} = 1V, \, A_{\mbox{\scriptsize V}} = 2$




FIGURE 16. ENABLE TRANSIENT RESPONSE $V_{IN} = 1V$, $A_V = 2$




FIGURE 18. HIZ TRANSIENT RESPONSE $V_{\mbox{\footnotesize{IN}}}$ = 1V, $A_{\mbox{\footnotesize{V}}}$ = 2

EN745

 $\textbf{Typical Performance Curves} \ \, \text{V}_{S} = \pm 5 \text{V}, \, \text{R}_{L} = 500 \Omega \, \, \text{to GND, T}_{A} = 25 ^{\circ}\text{C}, \, \text{unless otherwise specified.} \, \, \text{(Continued)}$




FIGURE 19. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 20. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 21. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE




FIGURE 22. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE





FIGURE 23. R_{OUT} vs FREQUENCY

Pin Descriptions

PIN NUMBER	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION	
1	S0	Circuit 2	Channel selection pin LSB (binary logic code)	
2	GND	Circuit 4	Ground pin	
3	IN0	Circuit 1	Input for channel 0	
4	ENABLE	Circuit 2	Device enable (active low); there are internal pull-down resistors, so the device will be active with no connection; "HI" puts device into power-down mode	
5	IN1	Circuit 1	Input for channel 1	
6	HIZ	Circuit 2	Output disable (active high); there are internal pull-down resistors, so the device will be active with no connection; "HI" puts the output in high impedance state	
7	V-	Circuit 4	Negative power supply	
8	V+	Circuit 4	Positive power supply	
9	OUT	Circuit 3	Output	
10	IN-	Circuit 1	Inverting input of output amplifier	
V+ CIRCUIT 1.			LOGIC PIN TO THE TOTAL T	
V+ OUT V- CIRCUIT 3.			GND CAPACITIVELY COUPLED ESD CLAMP V- CIRCUIT 4.	

AC Test Circuits






FIGURE 24A. TEST CIRCUIT FOR MEASURING WITH A 50 $\!\Omega$ OR 75 $\!\Omega$ INPUT TERMINATED EQUIPMENT.

FIGURE 24B. TEST CIRCUIT FOR MEASURING WITH A 50 $\!\Omega$ OR 75 $\!\Omega$ INPUT TERMINATED EQUIPMENT.

NOTE: Figure 24A illustrates the optimum output load when connecting to input terminated equipment. Figure 24B illustrates back loaded test circuit for video cable applications.

\$ -- \$ -- \$ -- \$ CN7/60

Application Circuits




FIGURE 25A. GAIN OF 1 APPLICATION CIRCUIT




FIGURE 25B. GAIN OF 2 APPLICATION CIRCUIT

Application Information

General

The ISL59421 is a 2:1 mux that is ideal as a matrix element in high performance switchers and routers. The ISL59421 is optimized to drive 5pF in parallel with a 500Ω load. The capacitance can be split between the PCB capacitance an and external load capacitance. Its low input capacitance and high input resistance provide excellent 50Ω or 75Ω terminations.

Parasitic Effects on Frequency Performance

Capacitance at the Inverting Input

The AC performance of current-feedback amplifiers in the non-inverting gain configuration is strongly affected by stray capacitance at the inverting input. Stray capacitance from the inverting input pin to the output (C_F), and to ground (C_G), increase gain peaking and bandwidth. Large values of either capacitance can cause oscillation. The ISL59421 has been optimized for a 0.4pF to 0.7pF capacitance (C_G). Capacitance (C_F) to the output should be minimized. To achieve optimum performance the feedback network resistor(s) must be placed as close to the device as possible. Trace lengths greater than 1/4 inch combined with resistor pad capacitance can result in inverting input to ground capacitance approaching 1pF. Inverting input and output traces should not run parallel to each other. Small size surface mount resistors (604 or smaller) are recommended.

Capacitance at the Output

The output amplifier is optimized for capacitance to ground (C_L) directly on the output pin. Increased capacitance causes higher peaking with an increase in bandwidth. The optimum range for most applications is ~1.0pF to ~6pF. The optimum value can be achieved through a combination of PC board trace capacitance (C_T) and an external capacitor (C_{OUT}) . A good method to maintain control over the output pin capacitance is to minimize the trace length (C_T) to the next component, and include a discrete surface mount capacitor (C_{OUT}) directly at the output pin.

Feedback Resistor Values

The AC performance of the output amplifier is optimized with the feedback resistor network ($R_F,\,R_G$) values recommended in the application circuits. The amplifier bandwidth and gain peaking are directly affected by the value(s) of the feedback resistor(s) in unity gain and gain >1 configurations. Transient response performance can be tailored simply by changing these resistor values. Generally, lower values of R_F and R_G increase bandwidth and gain peaking. This has the effect of decreasing rise/fall times and increasing overshoot.

Ground Connections

For the best isolation and crosstalk rejection, the GND pin and NIC pins must connect to the GND plane.

EN7/FO

Control Signals

S0, ENABLE, HIZ - These pins are TTL/CMOS compatible control inputs. The S0 pin selects which one of the inputs connect to the output. The ENABLE, HIZ pins are used to disable the part to save power and three-state the output amplifiers, respectively. For control signal rise and fall times less than 10ns the use of termination resistors close to the part will minimize transients coupled to the output.

Power-Up Considerations

The ESD protection circuits use internal diodes from all pins the V+ and V- supplies. In addition, a dV/dT- triggered clamp is connected between the V+ and V- pins, as shown in the Equivalent Circuits 1 through 4 section of the Pin Description table. The dV/dT triggered clamp imposes a maximum supply turn-on slew rate of 1V/µs. Damaging currents can flow for power supply rates-of-rise in excess of 1V/µs, such as during hot plugging. Under these conditions, additional methods should be employed to ensure the rate of rise is not exceeded.

Consideration must be given to the order in which power is applied to the V+ and V- pins, as well as analog and logic input pins. Schottky diodes (Motorola MBR0550T or equivalent) connected from V+ to ground and V- to ground (Figure 26) will shunt damaging currents away from the internal V+ and V- ESD diodes in the event that the V+ supply is applied to the device before the V- supply.

If positive voltages are applied to the logic or analog video input pins before V+ is applied, current will flow through the internal ESD diodes to the V+ pin. The presence of large decoupling capacitors and the loading effect of other circuits connected to V+, can result in damaging currents through the ESD diodes and other active circuits within the device. Therefore, adequate current limiting on the digital and

analog inputs is needed to prevent damage during the time the voltages on these inputs are more positive than V+.

HIZ State

An internal pull-down resistor connected to the HIZ pin ensures the device will be active with no connection to the HIZ pin. The HIZ state is established within approximately 30ns (Figure 18) by placing a logic high (>2V) on the HIZ pin. If the HIZ state is selected, the output is a high impedance 1.4M Ω . Use this state to control the logic when more than one mux shares a common output.

In the HIZ state the output is three-stated, and maintains its high Z even in the presence of high slew rates. The supply current during this state is basically the same as the active state.

ENABLE & Power Down States

The enable pin is active low. An internal pull-down resistor ensures the device will be active with no connection to the ENABLE pin. The Power Down state is established when a logic high (>2V) is placed on the ENABLE pin. In the Power Down state, the output has no leakage but has a large capacitance (on the order of 15pF), and is capable of being back-driven. Under this condition, large incoming slew rates can cause fault currents of tens of mA. Do not use this state as a high Z state for applications driving more than one mux on a common output.

Limiting the Output Current

No output short circuit current limit exists on this part. All applications need to limit the output current to less than 50mA. Adequate thermal heat sinking of the parts is also required.




FIGURE 26. SCHOTTKY PROTECTION CIRCUIT


PC Board Layout

The frequency response of this circuit depends greatly on the care taken in designing the PC board. The following are recommendations to achieve optimum high frequency performance from your PC board.

- The use of low inductance components such as chip resistors and chip capacitors is strongly recommended.
- Minimize signal trace lengths. Trace inductance and capacitance can easily limit circuit performance. Avoid sharp corners, use rounded corners when possible. Vias in the signal lines add inductance at high frequency and should be avoided. PCB traces greater than 1" begin to exhibit transmission line characteristics with signal rise/fall times of 1ns or less. High frequency performance may be degraded for traces greater than one inch, unless strip lines are used.
- Match channel-channel analog I/O trace lengths and layout symmetry. This will minimize propagation delay mismatches.
- Maximize use of AC de-coupled PCB layers. All signal I/O lines should be routed over continuous ground planes (i.e. no split planes or PCB gaps under these lines). Avoid vias in the signal I/O lines.
- Use proper value and location of termination resistors.
 Termination resistors should be as close to the device as possible.
- When testing use good quality connectors and cables, matching cable types and keeping cable lengths to a minimum.
- Minimum of 2 power supply de-coupling capacitors are recommended (1000pF, 0.01µF) as close to the device as possible. Avoid vias between the cap and the device because vias add unwanted inductance. Larger caps can be farther away. When vias are required in a layout, they should be routed as far away from the device as possible.

EN7/EQ

10 Ld MSOP Package Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com