



The Infinite Bandwidth Company™


HEX D-LATCH

SY100S350

FEATURES

- Max. transparent propagation delay of 900ps
- Min. Master Reset and Enable pulse widths of 100ps
- IEE min. of -98mA
- Industry standard 100K ECL levels
- Extended supply voltage option:
VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- Internal 75KΩ input pull-down resistors
- More than 40% faster than Fairchild
- Approximately 30% lower power than Fairchild
- Function and pinout compatible with Fairchild F100K
- Available in 24-pin CERPAC and 28-pin PLCC packages



BLOCK DIAGRAM



DESCRIPTION

The SY100S350 offers six high-speed D-Latches with both true and complement outputs, and is performance compatible for use with high-performance ECL systems. When both enable signals ($\bar{E}_a$ and $\bar{E}_b$) are at a logic LOW, the latches are transparent and the input signals (D_0 – D_5) appear at the outputs (Q_0 – Q_5) after a propagation delay. If either or both of the enable signals are at a logic HIGH, then the latches store the last valid data present on its inputs before $\bar{E}_a$ or $\bar{E}_b$ went to a logic HIGH. The Master Reset (MR) overrides all other input signals and takes the outputs to a logic LOW state. All inputs have 75KΩ pull-down resistors.

PIN CONFIGURATIONS



PIN NAMES

Pin	Function
D0 — D5	Data Inputs
$\bar{E}_a, \bar{E}_b$	Common Enable Inputs (Active LOW)
MR	Asynchronous Master Reset Input
Q0 — Q5	Data Outputs
$\bar{Q}_0 — \bar{Q}_5$	Complementary Data Outputs
VEES	VEE Substrate
VCCA	Vcco for ECL Outputs

TRUTH TABLE⁽¹⁾

Each Latch

Inputs				Outputs		Operating Mode
D _n	$\bar{E}_a$	$\bar{E}_b$	MR	Q _n	$\bar{Q}_n$	
H	L	L	L	H	L	Latch
L	L	L	L	L	H	
X	X	H	L	Latched ⁽²⁾	Latched ⁽²⁾	
X	H	X	L	Latched ⁽²⁾	Latched ⁽²⁾	
X	X	X	H	L	H	Asynchronous

NOTES:

- 1. H = HIGH State
L = LOW State
X = Don't Care
- 2. Retains data that is present before $\bar{E}$ positive transition.

DC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
IIH	Input HIGH Current				μA	VIN = VIH (Max.)
	MR	—	—	250		
	Dn	—	—	250		
	$\bar{E}_a, \bar{E}_b$	—	—	250		
IEE	Power Supply Current	-98	-78	-49	mA	Inputs Open

AC ELECTRICAL CHARACTERISTICS

CERPACK

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$


Symbol	Parameter	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{PLH} t _{PHL}	Propagation Delay D _n to Output	300	1000	300	1000	300	1000	ps	
t _{PLH} t _{PHL}	Propagation Delay $\bar{E}_a$, $\bar{E}_b$ to Output	300	1100	300	1100	300	1100	ps	
t _{PLH} t _{PHL}	Propagation Delay MR to Output	300	1250	300	1250	300	1250	ps	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	
t _s	Set-up Time, D _n to $\bar{E}_n$	500	—	500	—	500	—	ps	
t _H	Hold Time, D _n to $\bar{E}_n$	500	—	500	—	500	—	ps	
t _r	Release Time, MR to $\bar{E}_n$	1000	—	1000	—	1000	—	ps	
t _{PW} (L)	Pulse Width, $\bar{E}_a$, $\bar{E}_b$	1000	—	1000	—	1000	—	ps	
t _{PW} (H)	Pulse Width, MR	1000	—	1000	—	1000	—	ps	

PLCC

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$


Symbol	Parameter	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{PLH} t _{PHL}	Propagation Delay D _n to Output	300	900	300	900	300	900	ps	
t _{PLH} t _{PHL}	Propagation Delay E _a , E _b to Output	300	1000	300	1000	300	1000	ps	
t _{PLH} t _{PHL}	Propagation Delay MR to Output	300	1200	300	1200	300	1200	ps	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	
t _s	Set-up Time, D _n to E _n	500	—	500	—	500	—	ps	
t _H	Hold Time, D _n to E _n	500	—	500	—	500	—	ps	
t _r	Release Time, MR to E _n	1000	—	1000	—	1000	—	ps	
t _{PW} (L)	Pulse Width, E _a , E _b	1000	—	1000	—	1000	—	ps	
t _{PW} (H)	Pulse Width, MR	1000	—	1000	—	1000	—	ps	

TIMING DIAGRAMS




Enable Timing

NOTE:
 $V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$



Reset Timing

TIMING DIAGRAMS



Data Set-up and Hold Times


NOTES:

t_s is the minimum time before the transition of the clock that information must be present at the data input.
 t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100S350FC	F24-1	Commercial
SY100S350JC	J28-1	Commercial
SY100S350JCTR	J28-1	Commercial

24 LEAD CERPACK (F24-1)



NOTES:


1. DIMENSIONS ARE IN INCHES[MM].

2. THIS DIMENSION INCLUDES GLASS PROTRUSION AND CAP TO BASE ALIGNMENT TOLERANCES.

3. DIMENSIONS SHOWN ARE MAX/MIN, WHERE NOTED.

Rev. 03

28 LEAD PLCC (J28-1)



Rev. 03