# LSI/CSI

## LS7061/7063



LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

#### 32 BIT/DUAL 16 BIT BINARY UP COUNTER Aug. 1998 WITH BYTE MULTIPLEXED THREE-STATE OUTPUTS

#### **FEATURES:**

- DC to 15 MHz Count Frequency
- Byte Multiplexer
- DC to 1 MHz Scan Frequency
- +4.75V to +5.25V Operation (VDD-Vss)
- · Latch Provided for External High Speed Counter Byte, Effectively Extending Count Frequency to 3.84GHz
- · Three-State Data Outputs, Bus and TTL Compatible
- · Inputs TTL and CMOS Compatible
- · Unique Cascade Feature Allows Multiplexing of Successive Bytes of Data in Sequence in Multiple Counter Systems
- LS7061, LS7063 (DIP); LS7061-S, LS7063-S (SOIC) (See Figures 1 & 2)

#### **DESCRIPTION:**

The LS7061/LS7063 is a monolithic, ion implanted MOS Silicon Gate, 32 bit/dual 16 bit up counter. The IC includes 40 latches, multiplexer, eight three-state binary data output drivers and output cascading logic.

#### **DESCRIPTION OF OPERATION:**

#### 32 (16) BIT BINARY UP COUNTER - LS7061 (LS7063)

The 32 (16) bit static ripple through counter increments on the negative edge of the input count pulse. Maximum ripple time is 4μs (2μs) - transition count of 32 (16) ones to 32 (16) zeros. Guaranteed count frequency is DC to 15MHz. See Figure 8A (8B) for Block Diagram.

#### **COUNT - LS7061, COUNT A - LS7063**

Input count pulses to the 32 (first 16) bit counter may be applied through this input. This input is the most significant bit of the external data byte.

#### **COUNT B - LS7063**

Count pulses may be applied to the last 16 bits of the binary counter through this input. The counter advances on the negative transition of these pulses.


All 32 counter bits are reset to zero when RESET is brought low for a minimum of 1 us. RESET must be high for a minimum of 300ns before next valid count can be recorded. COUNT B must be held low when RESET is brought low to ensure proper reset of Counter B for LS7063.

#### TEST COUNT - LS7061


Count pulses may be applied to the last 16 bits of the binary counter through this input, as long as Bit 16 of the counter is a Now The counter advances on the negative transition of these pulses This input is intended to be used for test purposes.

odf.dzsc.com

### PIN ASSIGNMENT - TOP VIEW



#### PIN ASSIGNMENT - TOP VIEW



#### LATCHES - LS7061 (LS7063)

40 bits of latch are provided, eight for storage of the contents of a high speed external prescaling counter and the remaining 32 for the contents of the counter data. All latches are loaded when the LOAD input is brought low for a minimum of 1µs and kept low until a minimum of 4µs (2µs) has elapsed from previous negative edge of count pulse (ripple time). Storage of valid data occurs when LOAD is brought high for a minimum of 250ns before next negative edge of count pulse or RESET.

#### **SCAN COUNTER AND DECODER**

The scan counter is reset to the least significant byte position (State 1) when SCAN RESET input is brought low for a minimum of 1µs. The scan counter is enabled for counting as long as the ENABLE input is held low. The counter advances to the next significant byte position on each negative transition of the SCAN pulse. When the scan counter advances to State 6 it disables the Output Drivers and stops in that state until SCAN RESET is again brought low.

#### SCAN

When the scan counter is enabled, each negative transition of this input advances the scan counter to its next state. When SCAN is low the Data Outputs are disabled. When SCAN is brought high the Data Outputs are enabled and present the latched counter data corresponding to the present state of the scan counter. Therefore, in microprocessor applications, the Data Output Bus may be utilized for other activities while new data is propagating to the outputs. This positive SCAN pulse can be viewed as a "Place the next byte on my bus" instruction from the microprocessor. Minimum positive and negative pulse widths of 500ns for the SCAN signal are required for scan counter operation.

#### **SCAN RESET/LOAD**

When this input is brought low for a minimum of  $1\mu s$ , the scan counter is reset to State 1, the least significant byte position, and the latches are simultaneously loaded with new count information.

#### ENABLE

When this input is high, the scan counter and the Data Outputs are disabled. When ENABLE is low, the scan counter and Data Outputs are enabled for normal operation. Transition of this input should only be made while the SCAN input is in a low state in order to prevent false clocking of the scan counter.

#### CASCADE ENABLE

This output is normally high. It transitions low and stays low when the scan counter advances to <a href="State 6">State 6</a>. In a multiple counter system this output is connected to the <a href="ENABLE">ENABLE</a> input of the next counter in the cascade string. The SCAN input and <a href="SCAN RESET/LOAD">SCAN RESET/LOAD</a> input are carried to all the counters in the "Cascade". Counter 1 then presents its bytes of data to the Output Bus on each positive transition of the SCAN pulse as previously discussed. When State 6 of Counter 1 is achieved, Counter 2 presents its data to the Output Bus. This sequence continues until all counters in the cascade have been addressed. See Figure 5 for an illustration of a 3 device cascade design. This output is TTL and CMOS compatible.

#### THREE-STATE DATA OUTPUT DRIVERS

The eight Data Output Drivers are disabled when either ENABLE input is high, the scan counter is in State 6, or the SCAN input is low. The Output Drivers are TTL and Bus compatible.




FIGURE 3. SCAN COUNTER & DECODER OUTPUTS TIMING DIAGRAM

PARAMETER	SYMBOL	VALUE	UNIT	
StorageTemperature	Tstg	-55 to +150	°C	
Operating Temperature	TA	0 to +70	°C	
Voltage (any pin to Vss)	VIN	+10 to -0.3	V	

#### DC ELECTRICAL CHARACTERISTICS:

(VDD =  $+5V \pm 5\%$ , VSS = 0V, TA = 0°C to +70°C unless otherwise noted.)

PARAMETER Power Supply Current	SYMBOL Idd	Min -	<b>MAX</b> 15	<b>UNIT</b> mA	CONDITIONS At Maximum Operating Frequency VDD = Max, Outputs No Load
Input High Voltage	VIH	+3.5	VDD	V	-
Input Low Voltage	VIL	0	+0.6	V	-
, ,					
Output High Voltage					
CASCADE ENABLE	Voн	VDD-0.2	-	V	IO = 0, $VDD = Min$
		+2.4	-	V	$IO = -100\mu A$ , $VDD = Min$
B0 - B7		+2.4	_	V	$Io = -260\mu A$ , $VDD = Min$
		+2.0	-	V	$IO = -750\mu A$ , $VDD = Min$
				-	, , , , , , , , , , , , , , , , , , ,
Output Low Voltage					
CASCADE ENABLE	Vol	-	+0.2	V	IO = 0, $VDD = Min$
			+0.4	V	IO = 1.6mA, $VDD = Min$
B0 - B7			+0.4	V	IO = 1.6mA, $VDD = Min$
Output Source Current	Isource	3.0	-	mA	Vo = +1.2V, $VDD = Min$
B0 - B7 Outputs		4.8	-	mA	Vo = +0.8V, $VDD = Min$
		7.3	-	mA	Vo = +0.4V, $VDD = Min$
Output Sink Current	Isink	5.7	-	mA	Vo = +1.2V, $VDD = Min$
B0 - B7 Outputs		4.0	-	mA	Vo = +0.8V, $VDD = Min$
		2.2	-	mA	Vo = +0.4V, $VDD = Min$
Output Leakage Current	lol	-	1	μΑ	Vo = +.4V to $+2.4V$ , $VDD = Min$
B0 - B7 (Off State)	CIN		6	, F	T. 25°C f 4MH=
Input Capacitance	CIN	-	6	pF	TA = 25°C, f = 1MHz TA = 25°C, f = 1MHz
Output Capacitance		-	12	pF	VDD = Max
Input Leakage Current ENABLE, RESET, SCAN	lu	-	1	μΑ	VDD = IVIAX
ENABLE, RESET, SCAN					
Input Current					
Input Current *SCAN RESET/LOAD	lıн	_	-2.5	μA	VDD = Max, VIH = +3.5
33,114 11232 1723713	lıL	_	- <u>2.</u> 3 -5	μA	VDD = Max, VIII = +3.3 $VDD = Max, VIL = 0$
**B0-B7, COUNT B,	lih	- -	-5 5	μA	VDD = Max, VIL = 0 VDD = Max, VIH = $+3.5$
TEST COUNT	1111		3	μ/٦	VDD - WIAX, VIII - 10.0
3. 000	I⊫	-	1	μΑ	VDD = Max, VIL = 0

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

<sup>\*</sup>Input has internal pull-up resistor to VDD
\*\* Inputs have internal pull-down resistor to Vss

**DYNAMIC ELECTRICAL CHARACTERISTICS:** (Refer to Figure 3, Timing Diagram)  $(VDD = +5V \pm 5\%, VSS = 0V, TA = 0^{\circ}C \text{ to } +70^{\circ}C \text{ unless otherwise noted.})$ 

PARAMETER Count Frequency	SYMBOL fc	MIN DC	<b>MAX</b> 15	<b>UNIT</b> MHz	CONDITIONS
(All Count inputs) Count Pulse Width (All Count Inputs)	tcpw	30	-	ns	Measured at 50% point, Max tr, tf = 10ns
Count Rise & Fall time (Pins 2, 16)	tr, tf	-	30	μs	-
Count Ripple Time (Pins 2 - LS7061)	tcr	-	4	μs	Transition from 32 ones to 32 zeros from negative edge of count pulse
Count Ripple Time (Pin 13 - LS7061) (Pins 2,13 - LS7063)	tcr	-	2	μs	Transition of 16 bits from all ones to all zeros from negative edge of count pulse
RESET Pulse Width (All Counter Stages Fully Reset)	trpw	500	-	ns	Measured at 50% point Max tr, tr = 200ns
RESET Removal Time (Reset Removed From All Counter Stages)	trr	-	250	ns	Measured from RESET signal at Vін
SCAN Frequency	fsc	-	1	MHz	
SCAN Pulse Wildth	tscpw	500	-	ns	Measured at 50% point
SCAN RESET/LOAD Pulse Width (All latches loaded and Scan Counter Reset to Least Significant Byte)	trscpw	1	-	μs	Max tr, tf = 100ns Measured at 50% point Max tr, tf = 200ns
SCAN RESET/LOAD Removal Time (Reset Removed from Scan Counter; Load Command Removed From Latches)	trscr	-	250	ns	Measured from SCAN RESET/ LOAD at VIH
Output Disable Delay Time (B0 - B7)	tDOD	-	200	ns	Transition to Output High Impedance State Measured From Scan at VIL or ENABLE at VIH
Output ENABLE Delay Time (B0 - B7)	tdoe	-	200	ns	Transition to Valid On State  Measured from Scan at VIH  and ENABLE at VIL; Delay to  Valid Data Levels for CoL =10pF  and one TTL Load or Valid Data  Currents for High Capacitance Loads
Output Delay Time CASCADE ENABLE	tDCE	-	300	ns	Negative Transition from Scan at VIL and ST5 of Scan Counter or Positive Transition From SCAN RESET/LOAD at VIL to Valid Data Levels for CoL = 10pF and one TTL Load




FIGURE 4. COUNTER TIMING DIAGRAM




FIGURE 5. ILLUSTRATION OF A 3 DEVICE CASCADE





FIGURE 6. TIMING DIAGRAM FOR THE 3 DEVICE CASCADE

#### FIGURE 7. APPLICATION EXAMPLE: HIGH SPEED DIFFERENTIAL ENERGY ANALYZER



**NOTE**: The processor subtracts counts from successive counters to determine the differential energy spectrum

