SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- T/C Determines True or Complementary Data at Q Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

description

These 8-bit latches are designed specifically for storing the contents of the input data bus and providing the capability of reading back the stored data onto the input data bus. The Q outputs are designed with bus-driving capability.

The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) input when the enable (\overline{EN}) input is low. Data can be read back onto the data inputs by taking the read (\overline{RD}) input low, in addition to having \overline{EN} low. When \overline{EN} is high, both the read-back and write modes are disabled. Transitions on \overline{EN} should only be made with CLK high to prevent false clocking.


The polarity of the Q outputs can be controlled by the polarity (T/\overline{C}) input. When T/\overline{C} is high, Q is the same as is stored in the flip-flops. When T/\overline{C} is low, the output data is inverted. The Q outputs can be placed in the high-impedance state by taking the output-enable (\overline{OE}) input high. \overline{OE} does not affect the internal operation of the register. Old data can be retained or new data can be entered while the outputs are off.

A low level at the clear (CLR) input resets the internal registers low. The clear function is asynchronous and overrides all other register functions.

SN54ALS996 . . . JT PACKAGE SN74ALS996 . . . DW OR NT PACKAGE (TOP VIEW)



SN54ALS996 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

The -1 version of the SN74ALS996 is identical to the standard version, except that the recommended maximum I_{OL} for the -1 version is increased to 48 mA. There is no -1 version of the SN54ALS996.


The SN54ALS996 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS996 is characterized for operation from 0°C to 70°C.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.



SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

timing diagram $(T/\overline{C} = H)$ **Input Data** Read-Back Data CLK tdis → tsu EN - th[†] → tdis RD Q Output **Output Data** tdis ten OE Async Write Read

† This hold time ensures that the read-back circuit will not create a conflict on the input data bus.

Back

Clear

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V_I (\overline{OE} , \overline{RD} , \overline{EN} , CLK, \overline{CLR} , and T/\overline{C})	7 V
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range, T _A : SN54ALS996	−55°C to 125°C
SN74ALS996	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

recommended operating conditions

			SN54ALS996		SN74ALS996			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
		All inputs				2			
V_{IH}	High-level input voltage	All inputs except OE, RD	2						V
		OE, RD	2.2						
V_{IL}	Low-level input voltage	-			0.8			0.8	V
1	Lligh lovel output ourrent	Q			-1			-2.6	mA
ЮН	High-level output current	D			-0.4			-0.4	
	Low-level output current	Q -			12		•	24	mA
lOL								48†	
		D			8			8	
fclock	Clock frequency		0		35	0		35	MHZ
	Pulse duration	CLR low	10			10			ns
t _W		CLK low	14.5			14.5			
		CLK high	14.5			14.5			
		Data before CLK↑	15			15			ns
	Setup time	EN low before CLK↑	10			10			
t _{su}		CLK high before EN↑‡	15			15			
		CLR high (inactive) before CLK↑	10			10			
^t h	Hold time	Data after CLK↑	1			0			
		EN low after CLK↑	5			5			ns
		RD high after CLK↑§	5			5			
TA	Operating free-air temperatur	e	-55		125	0		70	°C

[†] Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25 V ‡ This setup time ensures that EN will not false clock the data register. § This hold time ensures that there will be no conflict on the input data bus.

SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	SN54ALS996			SN74ALS996		
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
٧ıĸ		$V_{CC} = 4.5 \text{ V},$	$I_{ } = -18 \text{ mA}$			-1.2			-1.2	V
Vон	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		
		V _{CC} = 4.5 V	I _{OH} = - 1 mA	2.4	3.2					V
	Q		$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	D	V _{CC} = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4				
	L	VCC = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	
VOL		V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
	Q		I _{OL} = 24 mA					0.35	0.5	
			I _{OL} = 48 mA [‡]					0.35	0.5	
lozh	Q	V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μΑ
l _{OZL}	Q	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.4 V$			-20			-20	μΑ
1.	D inputs	V _{CC} = 5.5 V	V _I = 5.5 V			0.1			0.1	mA
lı .	All others		V _I = 7 V			0.1			0.1	IIIA
	D inputs§	V _{CC} = 5.5 V,	V. 27V			20			20	^
Iн	All others		V _I = 2.7 V			20			20	μΑ
	D inputs§	V _{CC} = 5.5 V,	V: 0.4.V			-0.1			-0.1	Λ
¹ı∟	All others		VCC = 5.5 V,	V _I = 0.4 V			-0.1			-0.1
IO¶		<u>V_{CC}</u> = 5.5 V, CLR = 2.5 V	V _O = 2.25 V	-20		-112	-30		-112	mA
		V _{CC} = 5.5 V, EN, RD low	Outputs high		35	55		35	55	
ICC			<u>VCC = 5.5 V,</u> EN RD low	Outputs low		55	85		55	85
		LIN, NO IOW	Outputs disabled		42	65		42	65	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25 V
§ For I/O ports (Q_A thru Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.
¶ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, T _A = MIN to MAX [†]				UNIT
			SN54ALS996		SN74ALS996		
			MIN	MAX	MIN	MAX	
f _{max}			35		35		MHz
t _{PLH}	CLK (T/C = H or L)	_	5	5 30	5	28	ns
t _{PHL}	$(T/\overline{C} = H \text{ or } L)$	Q	5	24	5	28	ris
t _{PLH}	$\overline{\text{CLR}} (T/\overline{\text{C}} = \text{L})$		5	27	7	27	ns
t _{PHL}	$\overline{\text{CLR}} (T/\overline{\text{C}} = \text{H})$	Q	5	23	7	23	
t _{PLH}	T/C		4	23	5	23	ns
t _{PHL}		Q	5	23	5	23	
^t PHL	CLR	D	5	30	8	30	ns
t _{en} ‡		_	2	18	3	16	
t _{dis} §	RD	D	1	19	3	19	ns
t _{en} ‡	=	_	2	17	3	16	
t _{dis} §	EN	D	1	19	3	19	ns
t _{en} ‡	ŌĒ	0	2	15	4	15	l ns
t _{dis} §	OE .	Q	1	11	1	10	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


‡ t_{en} = t_{PZH} or t_{PZL}

§ t_{dis} = t_{PHZ} or t_{PLZ}

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

- B. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated