




**MC74AC161  
MC74ACT161  
MC74AC163  
MC74ACT163**

## Synchronous Presetable Binary Counter

The MC74AC161/74ACT161 and MC74AC163/74ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC74AC161/74ACT161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74AC163/74ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Rate of 125 MHz
- Outputs Source/Sink 24 mA
- 'ACT161 and 'ACT163 Have TTL Compatible Inputs



### PIN NAMES

CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
MR	('161) Asynchronous Master Reset Input
SR	('163) Synchronous Reset Input
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs
PE	Parallel Enable Input
Q <sub>0</sub> -Q <sub>3</sub>	Flip-Flop Outputs
TC	Terminal Count Output

SYNCHRONOUS  
PRESETTABLE  
BINARY COUNTER




N SUFFIX  
CASE 648-08  
PLASTIC



D SUFFIX  
CASE 751B-05  
PLASTIC

### LOGIC SYMBOL



\*MR for '161

\*SR for '163

# MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

## FUNCTIONAL DESCRIPTION

The MC74AC161/74ACT161 and MC74AC163/74ACT163 count modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the '161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('161), synchronous reset ('163), parallel load, count-up and hold. Five control inputs — Master Reset (MR, '161), Synchronous Reset (SR, '163), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data ( $P_n$ ) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR

('161) or SR ('163) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The MC74AC161/74ACT161 and MC74AC163/74ACT163 use D-type edge-triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the MC74AC568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers.


Logic Equations: Count Enable =  $CEP \cdot CET \cdot PE$   
 $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CET$

MODE SELECT TABLE


$\overline{SR}$	PE	CET	CEP	Action on the Rising Clock Edge ( )
L	X	X	X	Reset (Clear)
H	L	X	X	Load ( $P_n \rightarrow Q_n$ )
H	H	H	H	Count (Increment)
H	H	L	X	No Change (Hold)
H	H	X	L	No Change (Hold)

\*For '163 only  
H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

STATE DIAGRAM



LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	−0.5 to +7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	−0.5 to V <sub>CC</sub> +0.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	−0.5 to V <sub>CC</sub> +0.5	V
I <sub>in</sub>	DC Input Current, per Pin	±20	mA
I <sub>out</sub>	DC Output Sink/Source Current, per Pin	±50	mA
I <sub>CC</sub>	DC V <sub>CC</sub> or GND Current per Output Pin	±50	mA
T <sub>stg</sub>	Storage Temperature	−65 to +150	°C

\* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage	'AC	2.0	5.0	6.0
		'ACT	4.5	5.0	5.5
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Ref. to GND)	0		V <sub>CC</sub>	V
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V <sub>CC</sub> @ 3.0 V	150		ns/V
		V <sub>CC</sub> @ 4.5 V	40		
		V <sub>CC</sub> @ 5.5 V	25		
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Note 2) 'ACT Devices except Schmitt Inputs	V <sub>CC</sub> @ 4.5 V	10		ns/V
		V <sub>CC</sub> @ 5.5 V	8.0		
T <sub>J</sub>	Junction Temperature (PDIP)			140	°C
T <sub>A</sub>	Operating Ambient Temperature Range	−40	25	85	°C
I <sub>OH</sub>	Output Current — High			−24	mA
I <sub>OL</sub>	Output Current — Low			24	mA

1. V<sub>in</sub> from 30% to 70% V<sub>CC</sub>; see individual Data Sheets for devices that differ from the typical input rise and fall times.

2. V<sub>in</sub> from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

# MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

## DC CHARACTERISTICS

Symbol	Parameter	V <sub>CC</sub> (V)	74AC		74AC	Unit	Conditions
			T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C		
			Typ	Guaranteed Limits			
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	I <sub>OUT</sub> = -50 μA
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> -12 mA I <sub>OH</sub> -24 mA -24 mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I <sub>OUT</sub> = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> 12 mA I <sub>OL</sub> 24 mA 24 mA
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND
I <sub>OLD</sub>	†Minimum Dynamic Output Current	5.5			75	mA	V <sub>OLD</sub> = 1.65 V Max
I <sub>OHD</sub>		5.5			-75	mA	V <sub>OHD</sub> = 3.85 V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		8.0	80	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND

\* All outputs loaded; thresholds on input associated with output under test.

† Maximum test duration 2.0 ms, one output loaded at a time.

Note: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V<sub>CC</sub>.

# MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

## AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	$V_{CC}^*$ (V)	74AC161			74AC161		Unit	Fig. No.		
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 \text{ pF}$					
			Min	Typ	Max	Min	Max				
$f_{max}$	Maximum Count Frequency	3.3 5.0	70 110	111 167		60 95		MHz	3-3		
$t_{PLH}$	Propagation Delay CP to $Q_n$ (PE Input HIGH or LOW)	3.3 5.0	2.0 1.5	7.0 5.0	12.0 9.0	1.5 1.0	13.5 9.5	ns	3-6		
$t_{PHL}$	Propagation Delay CP to $Q_n$ (PE Input HIGH or LOW)	3.3 5.0	1.5 1.5	7.0 5.0	12.0 9.5	1.5 1.5	13.0 10.0	ns	3-6		
$t_{PLH}$	Propagation Delay CP to TC	3.3 5.0	3.0 2.0	9.0 6.0	15.0 10.5	2.5 1.5	16.5 11.5	ns	3-6		
$t_{PHL}$	Propagation Delay CP to TC	3.3 5.0	3.5 2.0	8.5 6.5	14.0 11.0	2.5 2.0	15.5 11.5	ns	3-6		
$t_{PLH}$	Propagation Delay CET to TC	3.3 5.0	2.0 1.5	5.5 3.5	9.5 6.5	1.5 1.0	11.0 7.5	ns	3-6		
$t_{PHL}$	Propagation Delay CET to TC	3.3 5.0	2.5 2.0	6.5 5.0	11.0 8.5	2.0 1.5	12.5 9.5	ns	3-6		
$t_{PHL}$	Propagation Delay MR to $Q_n$	3.3 5.0	2.0 1.5	6.0 5.5	12.0 9.5	1.5 1.5	13.5 10.0	ns	3-6		
$t_{PHL}$	Propagation Delay MR to TC	3.3 5.0	3.5 2.5	10.0 8.5	15.0 13.0	3.0 2.5	17.5 13.5	ns	3-6		

\* Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V.

Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

## AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	$V_{CC}^*$ (V)	74AC163			74AC163		Unit	Fig. No.		
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 \text{ pF}$					
			Min	Typ	Max	Min	Max				
$f_{max}$	Maximum Count Frequency	3.3 5.0	70 110	95 140		60 95		MHz	3-3		
$t_{PLH}$	Propagation Delay CP to $Q_n$ (PE Input HIGH or LOW)	3.3 5.0	2.0 1.5	7.5 5.5	12.5 9.0	1.5 1.0	13.5 9.5	ns	3-6		
$t_{PHL}$	Propagation Delay CP to $Q_n$ (PE Input HIGH or LOW)	3.3 5.0	1.5 1.5	8.5 6.0	12.0 9.5	1.5 1.5	13.0 10.0	ns	3-6		
$t_{PLH}$	Propagation Delay CP to TC	3.3 5.0	3.0 2.0	9.5 7.0	15.0 10.5	2.5 1.5	16.5 11.5	ns	3-6		
$t_{PHL}$	Propagation Delay CP to TC	3.3 5.0	3.5 2.0	11.0 8.0	14.0 11.0	2.5 2.0	15.5 11.5	ns	3-6		
$t_{PLH}$	Propagation Delay CET to TC	3.3 5.0	2.0 1.5	7.5 5.5	9.5 6.5	1.5 1.0	11.0 7.5	ns	3-6		
$t_{PHL}$	Propagation Delay CET to TC	3.3 5.0	2.5 2.0	8.5 6.0	11.0 8.5	2.0 1.5	12.5 9.5	ns	3-6		

\* Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V.

Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

## MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

### AC OPERATING REQUIREMENTS

Symbol	Parameter	$V_{CC}^*$ (V)	74AC161		Unit	Fig. No.		
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$					
			Typ	Guaranteed Minimum				
$t_S$	Setup Time, HIGH or LOW P <sub>n</sub> to CP	3.3 5.0	6.0 3.5	13.5 8.5	16.0 10.5	ns 3-9		
$t_H$	Hold Time, HIGH or LOW P <sub>n</sub> to CP	3.3 5.0	-7.0 -4.0	-1.0 0	-0.5 0	ns 3-9		
$t_S$	Setup Time, HIGH or LOW PE to CP	3.3 5.0	6.5 4.0	11.5 7.5	14.0 8.5	ns 3-9		
$t_H$	Hold Time, HIGH or LOW PE to CP	3.3 5.0	-6.0 -3.5	0 0.5	0 1.0	ns 3-9		
$t_S$	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.0 2.0	6.0 4.5	7.0 5.0	ns 3-9		
$t_H$	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-3.5 -2.0	0 0	0 0.5	ns 3-9		
$t_W$	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	2.0 2.0	3.5 2.5	4.0 3.0	ns 3-6		
$t_W$	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	2.0 2.0	4.0 3.0	4.5 3.5	ns 3-6		
$t_W$	MR Pulse Width, LOW	3.3 5.0	3.0 2.5	5.5 4.5	7.5 6.0	ns 3-6		
$t_{rec}$	Recovery Time MR to CP	3.3 5.0	-2.0 -1.0	-0.5 0	0 0.5	ns 3-9		

\* Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V.

Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

## MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

### AC OPERATING REQUIREMENTS

Symbol	Parameter	$V_{CC}^*$ (V)	74AC163		74AC163 $T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 \text{ pF}$	Unit	Fig. No.			
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$							
			Typ	Guaranteed Minimum						
$t_S$	Setup Time, HIGH or LOW P <sub>n</sub> to CP	3.3 5.0	5.5 4.0	13.5 8.5	16.0 10.5	ns	3-9			
$t_h$	Hold Time, HIGH or LOW P <sub>n</sub> to CP	3.3 5.0	-7.0 -5.0	-1.0 0	-0.5 0	ns	3-9			
$t_S$	Setup Time, HIGH or LOW SR to CP	3.3 5.0	5.5 4.0	14 9.5	16.5 11.0	ns	3-9			
$t_h$	Hold Time, HIGH or LOW SR to CP	3.3 5.0	-7.5 -5.5	-1.0 -0.5	-0.5 0	ns	3-9			
$t_S$	Setup Time, HIGH or LOW PE to CP	3.3 5.0	5.5 4.0	11.5 7.5	14.0 8.5	ns	3-9			
$t_h$	Hold Time, HIGH or LOW PE to CP	3.3 5.0	-7.5 -5.0	-1.0 -0.5	-0.5 0	ns	3-9			
$t_S$	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.5 2.5	6.0 4.5	7.0 5.0	ns	3-9			
$t_h$	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-4.5 -3.0	0 0	0 0.5	ns	3-9			
$t_w$	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	3.0 2.0	3.5 2.5	4.0 3.0	ns	3-6			
$t_w$	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	3.0 2.0	4.0 3.0	4.5 3.5	ns	3-6			

\* Voltage Range 3.3 V is  $3.3 \text{ V} \pm 0.3 \text{ V}$ .

Voltage Range 5.0 V is  $5.0 \text{ V} \pm 0.5 \text{ V}$ .

## MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

### DC CHARACTERISTICS

Symbol	Parameter	V <sub>CC</sub> (V)	74ACT		74ACT	Unit	Conditions
			T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C		
			Typ	Guaranteed Limits			
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I <sub>OUT</sub> = -50 μA
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OH</sub> -24 mA
		4.5 5.5		0.36 0.36	0.44 0.44	V	I <sub>OUT</sub> = 50 μA
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OL</sub> 24 mA
		4.5 5.5		0.36 0.36	0.44 0.44	V	I <sub>OUT</sub> = 50 μA
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND
ΔI <sub>CCT</sub>	Additional Max. I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	V <sub>I</sub> = V <sub>CC</sub> - 2.1 V
I <sub>OLD</sub>	†Minimum Dynamic Output Current	5.5			75	mA	V <sub>OLD</sub> = 1.65 V Max
I <sub>OHD</sub>		5.5			-75	mA	V <sub>OHD</sub> = 3.85 V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		8.0	80	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND

\* All outputs loaded; thresholds on input associated with output under test.

† Maximum test duration 2.0 ms, one output loaded at a time.

# MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

**AC CHARACTERISTICS** (For Figures and Waveforms — See Section 3)

Symbol	Parameter	$V_{CC}^*$ (V)	74ACT161			74ACT161		Unit	Fig. No.		
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -40^\circ C$ $\text{to } +85^\circ C$ $C_L = 50 \text{ pF}$					
			Min	Typ	Max	Min	Max				
$f_{max}$	Maximum Count Frequency	5.0	115	125		100		MHz	3-3		
$t_{PLH}$	Propagation Delay CP to $Q_n$ (PE Input HIGH or LOW)	5.0	1.5	8.0	9.5	1.5	10.5	ns	3-6		
$t_{PHL}$	Propagation Delay CP or $Q_n$ (PE Input HIGH or LOW)	5.0	1.5	8.0	10.5	1.5	11.5	ns	3-6		
$t_{PLH}$	Propagation Delay CP to TC	5.0	2.0	11.0	11.0	1.5	12.5	ns	3-6		
$t_{PHL}$	Propagation Delay CP to TC	5.0	1.5	11.0	12.5	1.5	13.5	ns	3-6		
$t_{PLH}$	Propagation Delay CET to TC	5.0	1.5	7.5	8.5	1.5	10.0	ns	3-6		
$t_{PHL}$	Propagation Delay CET to TC	5.0	1.5	8.0	9.5	1.5	10.5	ns	3-6		
$t_{PHL}$	Propagation Delay MR to $Q_n$	5.0	1.5	8.0	10.0	1.5	11.0	ns	3-6		
$t_{PHL}$	Propagation Delay MR to TC	5.0	2.5	10.0	13.5	2.0	14.5	ns	3-6		

\* Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

**AC CHARACTERISTICS** (For Figures and Waveforms — See Section 3)

Symbol	Parameter	$V_{CC}^*$ (V)	74ACT163			74ACT163		Unit	Fig. No.		
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -40^\circ C$ $\text{to } +85^\circ C$ $C_L = 50 \text{ pF}$					
			Min	Typ	Max	Min	Max				
$f_{max}$	Maximum Count Frequency	5.0	120	140		105		MHz	3-3		
$t_{PLH}$	Propagation Delay CP to $Q_n$ (PE Input HIGH or LOW)	5.0	1.5	5.5	10.0	1.5	11.0	ns	3-6		
$t_{PHL}$	Propagation Delay CP to $Q_n$ (PE Input HIGH or LOW)	5.0	1.5	6.0	11.0	1.5	12.0	ns	3-6		
$t_{PLH}$	Propagation Delay CP to TC	5.0	2.5	7.0	11.5	2.0	13.5	ns	3-6		
$t_{PHL}$	Propagation Delay CP to TC	5.0	3.0	8.0	13.5	2.0	15.0	ns	3-6		
$t_{PLH}$	Propagation Delay CET to TC	5.0	2.0	5.5	9.0	1.5	10.5	ns	3-6		
$t_{PHL}$	Propagation Delay CET to TC	5.0	2.0	6.0	10.0	2.0	11.0	ns	3-6		

\* Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

## MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

### AC OPERATING REQUIREMENTS

Symbol	Parameter	$V_{CC}^*$ (V)	74ACT161		74ACT161	Unit	Fig. No.
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$		$T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 \text{ pF}$		
			Typ	Guaranteed Minimum			
$t_S$	Setup Time, HIGH or LOW $P_n$ to CP	5.0	7.0	9.5	11.5	ns	3-9
$t_h$	Hold Time, HIGH or LOW $P_n$ to CP	5.0	-3.0	0	0	ns	3-9
$t_S$	Setup Time, HIGH or LOW PE to CP	5.0	6.0	8.5	9.5	ns	3-9
$t_h$	Hold Time, HIGH or LOW PE to CP	5.0	-3.5	-0.5	-0.5	ns	3-9
$t_S$	Setup Time, HIGH or LOW CEP or CET to CP	5.0	4.0	5.5	6.5	ns	3-9
$t_h$	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-2.0	0	0	ns	3-9
$t_w$	Clock Pulse Width (Load) HIGH or LOW	5.0	2.0	3.0	3.5	ns	3-6
$t_w$	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	3.0	3.5	ns	3-6
$t_w$	MR Pulse Width, LOW	5.0	3.0	3.0	7.5	ns	3-6
$t_{rec}$	Recovery Time MR to CP	5.0	0	0	0.5	ns	3-9

\* Voltage Range 5.0 V is  $5.0 \text{ V} \pm 0.5 \text{ V}$ .

# MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

## AC OPERATING REQUIREMENTS

Symbol	Parameter	$V_{CC}^*$ (V)	74ACT163		Unit	Fig. No.		
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$					
			Typ	Guaranteed Minimum				
$t_S$	Setup Time, HIGH or LOW $P_n$ to CP	5.0	4.0	10.0	12.0	ns	3-9	
$t_h$	Hold Time, HIGH or LOW $P_n$ to CP	5.0	-5.0	0.5	0.5	ns	3-9	
$t_S$	Setup Time, HIGH or LOW SR to CP	5.0	4.0	10.0	11.5	ns	3-9	
$t_h$	Hold Time, HIGH or LOW SR to CP	5.0	-5.5	-0.5	-0.5	ns	3-9	
$t_S$	Setup Time, HIGH or LOW PE to CP	5.0	4.0	8.5	10.5	ns	3-9	
$t_h$	Hold Time, HIGH or LOW PE to CP	5.0	-5.5	-0.5	0	ns	3-9	
$t_S$	Setup Time, HIGH or LOW CEP or CET to CP	5.0	2.5	5.5	6.5	ns	3-9	
$t_h$	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-3.0	0	0.5	ns	3-9	
$t_w$	Clock Pulse Width HIGH or LOW	5.0	2.0	3.5	3.5	ns	3-6	
$t_w$	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	3.5	3.5	ns	3-6	

\* Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.


## CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
$C_{IN}$	Input Capacitance	4.5	pF	$V_{CC} = 5.0$ V
$C_{PD}$	Power Dissipation Capacitance	45	pF	$V_{CC} = 5.0$ V

# MC74AC161 MC74ACT161 MC74AC163 MC74ACT163


## OUTLINE DIMENSIONS

**N SUFFIX**  
PLASTIC DIP PACKAGE  
CASE 648-08  
ISSUE R



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.

**D SUFFIX**  
PLASTIC SOIC PACKAGE  
CASE 751B-05  
ISSUE J



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

### How to reach us:

**USA/EUROPE:** Motorola Literature Distribution;  
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

**MFAX:** RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244-6609  
**INTERNET:** <http://Design-NET.com>

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,  
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

**HONG KONG:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298