



MM74HCT74 Dual D-Type Flip-Flop with Preset and Clear

Features

- Typical propagation delay: 20ns
- Low quiescent current: 40µA maximum (74HCT Series)
- Low input current: 1µA maximum
- Fanout of 10 LS-TTL loads
- Meta-stable hardened

General Description

The MM74HCT74 utilizes advanced silicon-gate CMOS technology to achieve operation speeds similar to the equivalent LS-TTL part. It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

This flip-flop has independent data, preset, clear, and clock inputs and Q and \overline{Q} outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. Preset and clear are independent of the clock and accomplished by a low level at the appropriate input.

The 74HCT logic family is functionally and pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to $V_{\rm CC}$ and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.


Ordering Information

Order Number	Package Number	Package Description
MM74HCT74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HCT74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT74MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74HCT74N_NL	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.

Connection Diagram

Pin Assignments for DIP, SOIC, SOP and TSSOP



Truth Table


	Inp	Out	outs		
PR	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	H ⁽¹⁾	H ⁽¹⁾
Н	Н	1	Н	Н	L
Н	Н	1	L	L	Н
Н	Н	L	Х	Q0	Q0

 $\ensuremath{\mathsf{Q0}} = \ensuremath{\mathsf{the}}$ level of Q before the indicated input conditions were established.

Note:

 This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (HIGH) level.

Logic Diagram



Absolute Maximum Ratings⁽²⁾

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5 to +7.0V
V _{IN}	DC Input Voltage	–1.5 to V _{CC} +1.5V
V _{OUT}	DC Output Voltage	–0.5 to V _{CC} +0.5V
I _{IK} , I _{OK}	Clamp Diode Current	±20mA
I _{OUT}	DC Output Current, per pin	±25mA
I _{CC}	DC V _{CC} or GND Current, per pin	±50mA
T _{STG}	Storage Temperature Range	–65°C to +150°C
P _D	Power Dissipation	
	Note 3	600mW
	S.O. Package only	500mW
T _L	Lead Temperature (Soldering 10 seconds)	260°C

Notes:

- 2. Unless otherwise specified all voltages are referenced to ground.
- 3. Power Dissipation temperature derating plastic "N" package: -12 mW/°C from 65°C to 85°C.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Units
V _{CC}	Supply Voltage		5.5	V
V _{IN} , V _{OUT}	DC Input or Output Voltage		V _{CC}	V
T _A	Operating Temperature Range		+85	°C
t _r , t _f	Input Rise or Fall Times		500	ns

DC Electrical Characteristics

 $V_{CC} = 5V \pm 10\%$ (unless otherwise specified).

			T _A =				
			:	25°C	–40° to 85°C	–55 to 125°C	
Symbol	Parameter	Conditions	Тур.	Gu	aranteed Li	mits	Units
V _{IH}	Minimum HIGH Level Input Voltage			2.0	2.0	2.0	V
V _{IL}	Maximum LOW Level Input Voltage			0.8	0.8	0.8	V
V _{OH}	Minimum HIGH Level	V _{IN} = V _{IH} or V _{IL} :					
	Output Voltage	I _{OUT} = 20 μA	V_{CC}	V _{CC} - 0.1	V _{CC} – 0.1	V _{CC} - 0.1	V
		$ I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	
		$ I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	5.2	4.98	4.84	4.7	
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH}$ or V_{IL} :					
	Voltage	$ I_{OUT} = 20\mu A$	0	0.1	0.1	0.1	V
		$ I_{OUT} = 4.0 \text{mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	
		$ I_{OUT} = 4.8 \text{mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND, V_{IH} or V_{IL}		±0.0.5	±0.5	±1.0	μA
I _{CC}	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0\mu A$		2.0	20	80	μA
	Supply Current	V _{IN} = 2.4V or 0.5V ⁽⁴⁾		0.3	0.4	0.5	mA

Note:

AC Electrical Characteristics

 $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $C_L = 15$ pF, $t_r = t_f = 6$ ns.

Symbol	Parameter	Conditions	Тур.	Guaranteed Limit	Units
f _{MAX}	Maximum Operating Frequency from Clock to Q or $\overline{\mathbf{Q}}$		50	30	MHz
t _{PHL} , t _{PLH}	Maximum Propagation Delay Clock to Q or \overline{Q}		18	30	ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay from Preset or Clear to Q or $\overline{\mathbf{Q}}$		18	30	ns
t _{REM}	Minimum Removal Time, Preset or Clear to Clock			20	ns
t _S	Minimum Setup Time Data to Clock			20	ns
t _H	Minimum Hold Time Clock to Data		-3	0	ns
t _W	Minimum Pulse Width Clock, Preset or Clear		8	16	ns

^{4.} This is measured per pin. All other inputs are held at $\ensuremath{V_{CC}}$ Ground.

AC Electrical Characteristics

 $V_{CC} = 5.0 V \pm 10\%, \ C_L = 50 \ pF, \ t_r = t_f = 6 ns$ unless otherwise specified.


			T _A =	= 25°C	T _A = -40° to +85°C	
Symbol	Parameter	Conditions	Тур.	Gu	aranteed Limits	Units
f _{MAX}	Maximum Operating Frequency			27	21	MHz
t _{PHL} , t _{PLH}	Maximum Propagation Delay from Clock to Q or Q		21	35	44	ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay from Preset or Clear to Q or \overline{Q}		21	35	44	ns
t _{REM}	Minimum Removal Time Preset or Clear to Clock			20	25	ns
t _S	Minimum Setup Time Data to Clock			20	25	ns
t _H	Minimum Hold Time Clock to Data		-3	0	0	ns
t _W	Minimum Pulse Width Clock, Preset or Clear		9	16	20	ns
t _r , t _f	Maximum Clock Input Rise and Fall Time			500	500	ns
t _{THL} , t _{TLH}	Maximum Output Rise and Fall Time			15	19	ns
C _{PD}	Power Dissipation Capacitance ⁽⁵⁾	(per flip-flop)	10			pF
C _{IN}	Maximum Input Capacitance		5	10	10	pF


Note:

5. C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$.

Physical Dimensions

Dimensions are in millimeters unless otherwise noted.










Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A


Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





LAND PATTERN RECOMMENDATION






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.





M14DREVC


Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D


Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.









NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABREF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982

MTC14revD




Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions (Continued)

Dimensions are in inches (millimeters) unless otherwise noted.




Figure 4. 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A





TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks

ACEx® Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ EcoSPARK® FACT Quiet Series™ FACT® FAST® FastvCore™ FPS™ FRFET® Global Power Resource™	Green FPS™ e-Series™ GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroPak™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® Power247®	Power-SPM™ PowerTrench® Programmable Active Droop™ QFET® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6	SyncFET™ The Power Franchise® TM TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO™ TinyPower™ TinyPower™ TinyPWM™ TinyPWM™ UHC® UniFET™ VCX™
Green FPS™	POWEREDGE®	SuperSOT™-8	VCX IM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I28