
# **JFET Switching Transistors**

**N-Channel** 



# MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DS</sub>	30	Vdc
Drain-Gate Voltage	V <sub>DG</sub>	30	Vdc
Gate–Source Voltage	VGS	30	Vdc
Forward Gate Current	I <sub>G(f)</sub>	50	mAdc

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit	
Total Device Dissipation FR-5 Board <sup>(1)</sup> T <sub>A</sub> = 25°C	P <sub>D</sub>	225	mW	
Derate above 25°C		1.8	mW/°C	
Thermal Resistance, Junction to Ambient	$R_{ heta JA}$	556	°C/W	
Junction and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C	

# **DEVICE MARKING**

MMBF4391LT1 = 6J; MMBF4392LT1 = 6K; MMBF4393LT1 = 6G

# ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Gate–Source Breakdown Voltage (I <sub>G</sub> = 1.0 μAdc, V <sub>DS</sub> = 0)		V(BR)GSS	30	_	Vdc
Gate Reverse Current (VGS = 15 Vdc, VDS = 0, TA = 25°C) (VGS = 15 Vdc, VDS = 0, TA = 100°C)		IGSS	-	1.0 0.20	nAdc μAdc
Gate—Source Cutoff Voltage (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 10 nAdc)	MMBF4391LT1 MMBF4392LT1 MMBF4393LT1	VGS(off)	-4.0 -2.0 -0.5	-10 -5.0 -3.0	Vdc
Off-State Drain Current (V <sub>DS</sub> = 15 Vdc, V <sub>GS</sub> = -12 Vdc) (V <sub>DS</sub> = 15 Vdc, V <sub>GS</sub> = -12 Vdc, T <sub>A</sub> = 100°C)	6 2 = F	I <sub>D(off)</sub>	— —	1.0 1.0	nAdc μAdc

<sup>1.</sup> FR-5 =  $1.0 \times 0.75 \times 0.062$  in.

Thermal Clad is a trademark of the Bergquist Company

# MMBF4391LT1 MMBF4392LT1 MMBF4393LT1





**ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted) (Continued)

Characteristic		Symbol	Min	Max	Unit
ON CHARACTERISTICS				•	•
Zero-Gate-Voltage Drain Current (VDS = 15 Vdc, VGS = 0)	MMBF4391LT1 MMBF4392LT1 MMBF4393LT1	IDSS	50 25 5.0	150 75 30	mAdc
Drain-Source On-Voltage ( $I_D$ = 12 mAdc, $V_{GS}$ = 0) ( $I_D$ = 6.0 mAdc, $V_{GS}$ = 0) ( $I_D$ = 3.0 mAdc, $V_{GS}$ = 0)	MMBF4391LT1 MMBF4392LT1 MMBF4393LT1	VDS(on)	_ _ _	0.4 0.4 0.4	Vdc
Static Drain–Source On–Resistance (I <sub>D</sub> = 1.0 mAdc, V <sub>GS</sub> = 0)	MMBF4391LT1 MMBF4392LT1 MMBF4393LT1	rDS(on)	_ _ _	30 60 100	Ω
SMALL-SIGNAL CHARACTERISTICS		,		-	-
Input Capacitance (V <sub>DS</sub> = 15 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)		C <sub>iss</sub>	_	14	pF
Reverse Transfer Capacitance (V <sub>DS</sub> = 0, V <sub>GS</sub> = 12 Vdc, f = 1.0 MHz)		C <sub>rss</sub>	_	3.5	pF

# **TYPICAL CHARACTERISTICS**




Figure 1. Turn-On Delay Time




Figure 2. Rise Time




Figure 3. Turn-Off Delay Time




Figure 4. Fall Time

#### NOTE 1

The switching characteristics shown above were measured using a test circuit similar to Figure 5. At the beginning of the switching interval, the gate voltage is at Gate Supply Voltage (-VGG). The Drain-Source Voltage (VDS) is slightly lower than Drain Supply Voltage (VDD) due to the voltage divider. Thus Reverse Transfer Capacitance (Crss) of Gate-Drain Capacitance ( $C_{QQ}$ ) is charged to  $V_{GG} + V_{DS}$ .

During the turn–on interval, Gate–Source Capacitance ( $C_{\mbox{\footnotesize{gS}}}$ ) discharges through the series combination of  $R_{\mbox{\footnotesize{Gen}}}$  and  $R_{\mbox{\footnotesize{K}}}.$   $C_{\mbox{\footnotesize{gd}}}$  must discharge to VDS(on) through RG and RK in series with the parallel combination of effective load impedance (R'D) and Drain-Source Resistance (rDS). During the turn-off, this charge flow is reversed.

Predicting turn-on time is somewhat difficult as the channel resistance  $r_{\mbox{\footnotesize{DS}}}$  is a function of the gate–source voltage. While  $\rm C_{\mbox{\footnotesize{gs}}}$  discharges,  $\rm V_{\mbox{\footnotesize{GS}}}$ approaches zero and rDS decreases. Since Cqd discharges through rDS, turn-on time is non-linear. During turn-off, the situation is reversed with rDS increasing as Cqd charges.

The above switching curves show two impedance conditions; 1) RK is equal to RD' which simulates the switching behavior of cascaded stages where the driving source impedance is normally the load impedance of the previous stage, and 2) R<sub>K</sub> = 0 (low impedance) the driving source impedance is that of the generator.

15




Figure 5. Switching Time Test Circuit




Figure 6. Typical Forward Transfer Admittance




Figure 7. Typical Capacitance




Figure 8. Effect of Gate-Source Voltage on Drain-Source Resistance




Figure 9. Effect of Temperature on Drain-Source On-State Resistance




Figure 10. Effect of I<sub>DSS</sub> on Drain–Source Resistance and Gate–Source Voltage

#### NOTE 2

The Zero–Gate–Voltage Drain Current (IDSS) is the principle determinant of other J–FET characteristics. Figure 10 shows the relationship of Gate–Source Off Voltage (VGS(off)) and Drain–Source On Resistance (rDS(on)) to IDSS. Most of the devices will be within  $\pm 10\%$  of the values shown in Figure 10. This data will be useful in predicting the characteristic variations for a given part number.

For example:


Unknown

 $r_{DS(on)}$  and VGS range for an MMBF4392 The electrical characteristics table indicates that an MMBF4392 has an IpSS range of 25 to 75 mA. Figure 10 shows  $r_{DS(on)}$  = 52 Ohms for IpSS = 25 mA and 30 Ohms for IpSS = 75 mA. The corresponding VGS values are 2.2 volts and 4.8 volts.

# INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

#### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT-23

#### SOT-23 POWER DISSIPATION

The power dissipation of the SOT–23 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT–23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of  $25^{\circ}C$ , one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^{\circ}C - 25^{\circ}C}{556^{\circ}C/W} = 225 \text{ milliwatts}$$


The 556°C/W for the SOT–23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT–23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

#### **SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
   Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.


#### PACKAGE DIMENSIONS




STYLE 10:

PIN 1. DRAIN 2. SOURCE

3. GATE





CASE 318-08 ISSUE AE SOT-23 (TO-236AB)

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION: INCH
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.1102	0.1197	2.80	3.04
В	0.0472	0.0551	1.20	1.40
С	0.0350	0.0440	0.89	1.11
D	0.0150	0.0200	0.37	0.50
G	0.0701	0.0807	1.78	2.04
Н	0.0005	0.0040	0.013	0.100
J	0.0034	0.0070	0.085	0.177
K	0.0180	0.0236	0.45	0.60
L	0.0350	0.0401	0.89	1.02
S	0.0830	0.0984	2.10	2.50
٧	0.0177	0.0236	0.45	0.60

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and an are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

**USA/EUROPE/Locations Not Listed**: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

**JAPAN**: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 – US & Canada ONLY 1–800–774–1848 INTERNET: http://motorola.com/sps

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

(M) MOTOROLA