

Microtips Technology Inc.

台北縣汐止鎮康寧街169巷31號12樓 12F, No 31, Lane 169, Kang Ning St. Hsi-Chih, Taipei Hsien, Taiwan, R.O.C.

WWW.DZSC.COM

WEB: http://www.microtips.com.tw E-mail: Macros@microtips.com.tw TEL: 886-2-2695-3133 FAX:886-2-2695-8625

WWW.DZSC

LCD MODULE SPECIFICATION FOR CUSTOMER'S APPROVAL

CUSTOMER : Standard

MODULE TYPE: MTC-S16205DFGHSAY

APPROVED BY: (FOR CUSTOMER USE ONLY)

	Approved By	Checked By	Prepared By	MT File No	Date Issued
	(a) (b) ==				
Į.	PDF				

CONTENTS

ITEM	PAGE
FEATURES	3
LCD MODULE DRAWING	4
GENERAL SPECIFICATION	5
ABSOLUTE MAXIMUN RATING	5
ELECTRICAL CHARACTERISTICS	6
OPTICAL CHARACTERISTICS	6
MECHANICAL SPECIFICATION	7
INTERFACE PIN ASSIGNMENT	8
BLOCK DIAGRAM	11
POWER SUPPLY DIAGRAM	11
TIMING CHARACTERISTICS	12
READ/WRITE TIMING CHART	13
COMMANDS	14
COMMANDS DESCRIPTION	15
DD RAM ADDRESSING	19
CG RAM MAPPING	20
CHARACTER FONT TABLE	21
RELIABILITY TEST	22
APPEARANCE CHECK	22
HANDLING PRECAUTIONS	23
LCD PRODUCT QUALITY STANDARD	24
RIVISION HISTORY	25

FEATURES of

LIQUID CRYSTAL DISPLAY MODULE

MODEL NO.: <u>MTC-S16205DFGHSAY</u>

Character Type Dot Matrix LCD Module

Easy interface of 4-bit or 8-bit

Display character pattern : 5×7 font with cursor(208 kinds)

The special character pattern can be programmable by Character Generator RAM directly.

A customer character pattern can be programmable by mask option.

Automatically power on reset.

Internal Memory:

- Character Generator ROM (CGROM): 10,080 bits (204 characters × 5 × 8 dot)
- Character Generator RAM (CGRAM) : 64×8 bits (8 characters $\times 5 \times 8$ dot)

Low power operation:

- Power supply voltage range : $2.7 \sim 5.5 \text{ V (V}_{DD})$ - LCD drive voltage range : $3.0 \sim 13.0 \text{ V (V}_{DD}$ - Vo)


Low power consumption

CMOS process Duty-cycle: 1/16

View Direction	☑ 6 O'clock					□ 12	□ 12 O'clock				
LCD T	☐ FSTN Positive			□FS	☐ FSTN Negative						
LCD Type	☑ STN Gray ☐ ST			TN Y	Zellow	Green			STN B	lue	
Rear Polarizer	□ Reflectiv	ve	☑ T	ransf	lectiv	e			Transn	nissive	
Backlight Type	☑ Internal P		Powe	r	□EL	□EL		□ 5V input			
Backlight Type	☑ LED □ Extern		ternal	ernal Power			□ CCFL		☐ 12V input		
Backlight Color	☐ White		Ambe	Amber III		lue reen	√		ow en	□ Other	
Temperature Range	□ Normal			Ø V	☑ Wide				☐ Super Wide		
CCFL Inverter	☐ Build-in			☑ Not Build-in							
EL Driver IC	□ Build-in			☑ Not Build-in							
Touch Screen	□ With			V	Witho	ut					

TO BE VERY CAREFUL!

The LCD driver ICs are made of CMOS process, which is very easy to be damaged by static charge, make sure the user is grounded when handling the LCM.



GENERAL SPECIFICATION

Item	Content
Display Resolution	16 Charactersx 2 lines
Dimensional Outline(mm)	80.0(W)× 36.0(H)× 12.9 max(D)
Display mode	Transflective/ Positive Type
Circuit	Controller IC, Segment-driver IC
Interface	Data (DB0~DB7), RS, R/W, E

ABSOLUTE MAXIMUN RATING

(1) Electrical Absolute Ratings

Item	Symbol	Min.	Max.	Unit	Note
Power Supply for Logic	V_{DD} - V_{SS}	-0.3	7.0	Volt	
Power Supply for LCD	V _{DD} -Vo	0	15.0	Volt	
Input Voltage	V_{IN}	-0.3	V _{DD} +0.3	Volt	
Supply Current for LED Backlight	I_{LED}	-	240	MA	

Note: Operator should be grounded during handling LCM.

(2) Environmental Absolute Maximum Ratings

	Normal Temperature				Wide Temperature				
Item	Operating		Storage		Operating		Storage		
	Max,	Min.	Max,	Min.	Max,	Min.	Max,	Min.	
Ambient Temperature	0°€	+50°C	-20°C	+70°C	-20°C	+70°C	-30°C	+80°C	
Humidity(without condensation) Note 2,4 Note 3,5		Note	e 4,5	Note	e 4,6				

Note 2 $Ta \le 50^{\circ}C: 80\%$ RH max

Ta>50°C: Absolute humidity must be lower than the humidity of 85%RH at 50°C

- Note 3 Ta at -20°C will be <48hrs at 70°C will be <120hrs when humidity is higher than 70%.
- Note 4 Background color changes slightly depending on ambient temperature. This phenomenon is reversible.
- Note 5 Ta $\leq 70^{\circ}$ C: 75RH max

Ta>70°C: absolute humidity must be lower than the humidity of 75%RH at 70°C

Note 6 Ta at -30°C will be <48hrs, at 80 °C will be <120hrs when humidity is higher than 70%.

ELECTRICAL CHARACTERISTICS

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	note
Power Supply for Logic	V_{DD} - V_{SS}	-	2.7	4.5	5.5	Volt	
Innut Valtage	$V_{\scriptscriptstyle IL}$	L level	V_{ss}	$0.2~\mathrm{V}_\mathrm{DD}$	ı	Volt	
Input Voltage	$ m V_{IH}$	H level	$0.8~\mathrm{V}_\mathrm{DD}$	$V_{\scriptscriptstyle DD}$	-	Volt	
LCM Recommend		Ta=-20°C	4.1	4.4	4.7		
LCD Module	$V_{DD}=5.0V$	Ta=25°C	3.9	4.25	4.6	Volt	
Driving Voltage		Ta=70°C	3.65	3.95	4.2		
Power Supply Current for	I _{DD} (B/L OFF)	$V_{\rm DD} = 5.0 \text{V}$ $V_{\rm DD} - \text{Vo} = 4.2 \text{V}$	-	1.5	3.0	A	
LCM	${ m I}_{ m LED}$	$Ta = 25^{\circ}C$ $V_{LED} = 4.2V$	-	110	180	mA	

OPTICAL CHARACTERISTICS

Item	Symbol	Condition	Min.	Тур	Max.	Unit	note
	Φ f(12 o'clock)		-	15	-		
Viewing angle	Φb(6 o'clock)	When Ca>2	-	30	-	Degree	9,10
range	Φl(9 o'clock)	When Cr≥2	-	30	-		
	Φr(3 o'clock)		-	30	-		
Rise Time	$T_{\rm r}$	V _{DD} -Vo		155	310	mS	
Fall Time	$\mathrm{T_{f}}$	V_{DD}^{2} VO =4.2V Ta=25°C		140	280	11113	
Contrast	Cr	1a-23 C	-	5	1		7

MECHANICAL SPECIFICATION

Product No.		MTC-S16205DFGHSAY
Module Size		85.0(W)mmx 36.0(H)mmx 12.9(D)mm Max
Display Format		16 charactersx 2 lines
Character Size		3.0 mmx 5.23 mm
Character Pitch		3.51 mm× 5.75 mm
Dot Size		0.56(W)mmx 0.61(H)mm
Dot Pitch		0.61(W)mmx 0.66(H)mm
Duty Ratio		1/16 Duty
Character Font Table		☑English □European □Other
	STN	☑Gray Mode □Yellow Mode □Blue Mode
LCD Display Mode	FSTN	☐ Black & White(Normally White/Positive Image) ☐ Black & White(Normally White/Negative Image)
	Rear Polarizer:	☐ Reflective ☐ Transflective ☐ Transmissive
Viewing Direction		☑6 O'clock □12 O'clock □3 O'clock □9 O'clock
Backlight		□Without □CCFL □EL ☑LED
Controller		KS0066 or compatible
DC/DC Converter		Without
CCFL Inverter		Without
EL Driver		Without

INTERFACE PIN ASSIGNMENT


PIN NO.	PIN OUT	DESCRIPTION			
1	V_{ss}	Ground			
2	$V_{\scriptscriptstyle DD}$	Logic Circuit Power Supply			
3	Vo	Power Supply For LCD Panel			
4	RS	Data/ Instruction Register Select			
5	R/W	Read/ Write Select			
6	Е	Enable Signal			
7	DB0				
8	DB1				
9	DB2				
10	DB3	3-State I/O Data Bus			
11	DB4	3-State I/O Data Bus			
12	DB5				
13	DB6				
14	DB7				
15	BKL1	Power Supply for Backlight. See JUMPER EXPLANATION below.			
16	BKL2	100V/400Hz AC for EL, 4.2V or 120~180mA DC for LED backlight Don't care if no backlight			


JUMPER EXPLANATION

- 1. JP2 and JP3 are both short: Pin15 is short with pin2 and pin16 is short with pin1. Backlight powered up via V_{DD} (pin2) and V_{SS} (pin1). Customer does not need to supply power to pin15 and pin16. This is the Standard setting.
- 2. JP2 short and JP3 open: Pin 15 is short with Pin2 and pin16 is NOT short with pin1. Backlight is powered with V_{DD} (same as logic circuit) and customer should keep pin 15 floating or connected to V_{DD} . Customer could control the backlight independently ON or OFF with pin16 L or H.
- 3. JP2 open and JP3 short: Pin 15 is NOT short with pin 2 and pin 16 is short with pin 1. Backlight is common VSS with logic and customer should keep pin 16 floating or connected to GND (V_{SS}). Customer could control the backlight ON or OFF with pin 15 H or L
- 4. JP2 and JP3 are both open: The backlight is fully independent with the logic, control the backlight via pin15/pin16 or A/K. Keep the current consumption for LED backlight follow the spec.
- 5. J1 short: Bezel and screw holes connected to GND. J1 open: Bezel and screw holes floating
- 6. Never change the J2 and J3, it may burn off your system.


Note: J1, JP2 and JP3 are #0805 0 ohm resistors on the rear side of the PCB.


[Note 7] Definition of Operation Voltage (Vop)





[Note 8] Definition of Response Time (Tr, Tf)







Conditions:

Operating Voltage: Vop Frame Frequency: 64 Hz Viewing Angle(θ , φ): 0°, 0° Driving Wave form: 1/N duty, 1/a bias


[Note 9] Definition of Viewing Direction




[Note 10] Definition of viewing angle




[Note 11] Description of Measuring Equipment






Transflective type Transmissive Type

BLOCK DIAGRAM



POWER SUPPLY



TIMING CHARACTERISTICS


AC Characteristics (V_{SS} = 0V, V_{DD} =4.5V to 5.0V, Ta=0 to 50°C)


Mode	Characteristic	Symbol	Min.	Тур.	Max.	Unit
	E Cycle Time	$t_{\rm C}$	500	-	-	ns
4)	E Rise/Fall Time	t_R, t_F	-	-	20	ns
Write Mode	E Pulse Width(High, Low)	t_{W}	230	-	-	ns
e M	R/W And RS Setup Time	t_{SU1}	40	-	-	ns
Vrit	R/W And RS Hold Time	t_{H1}	10	-	-	ns
	Data Setup Time	$t_{ m SU2}$	80	-	-	ns
	Data Hold Time	t_{H2}	10	-	-	ns
	E Cycle Time	$t_{\rm C}$	500	-	-	ns
	E Rise/Fall Time	t_R, t_F	-	-	20	ns
lode	E Pulse Width(High, Low)	$t_{ m W}$	230	ı	-	ns
β	R/W And RS Setup Time	$t_{ m SU}$	40	-	-	ns
Read Mode	R/W And RS Hold Time	$t_{\rm H}$	10	-	-	ns
	Data Setup Time	$t_{\scriptscriptstyle D}$	-	-	120	ns
	Data Hold Time	$t_{ m DH}$	5	-	-	ns

AC Characteristics (V_{SS} = 0V, V_{DD} =2.7V to 4.5V, Ta=0 to 50°C)

Mode	Characteristic	Symbol	Min.	Тур.	Max.	Unit
	E Cycle Time	t _C	1000	-	-	ns
0	E Rise/Fall Time	t_R, t_F	-	-	25	ns
Write Mode	E Pulse Width(High, Low)	$t_{ m W}$	450	-	-	ns
e M	R/W And RS Setup Time	t_{SU1}	60	-	-	ns
	R/W And RS Hold Time	t_{H1}	20	-	-	ns
	Data Setup Time	t _{SU2}	195	-	-	ns
	Data Hold Time	t _{H2}	10	-	-	ns
	E Cycle Time	$t_{\rm C}$	1000	-	-	ns
	E Rise/Fall Time	t_R, t_F	-	-	25	ns
opo	E Pulse Width(High, Low)	$t_{ m W}$	450	-	-	ns
Read Mode	R/W And RS Setup Time	$t_{ m SU}$	60	-	-	ns
Rea	R/W And RS Hold Time	$t_{\rm H}$	20	-	-	ns
	Data Setup Time	$t_{\scriptscriptstyle D}$	-	-	360	ns
	Data Hold Time	t _{DH}	5	-	-	ns

Read/Write Timing Chart





Commands

I	struction RS R/W DI		ı	Inst	ructi	on C	ode	1	1	1	Description	Execution
instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	time(f _{OSC} i 270kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM. and set DDRAM address to "00H" from AC	1.53mS
Return Home	0	0	0	0	0	0	0	0	1	*	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53mS
Entry Mode	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and make shift of entire display enable.	39 μS
Display ON/OFF	0	0	0	0	0	0	1	D	С	В	Set display(D), cursor(C), and blinking of cursor(B) on/off control bit.	39 μS
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.	39 μS
Function Set	0	0	0	0	1	DL	N	F	*	*	Set interface data length (DL : 4-bit/8-bit), numbers of display line (N : 1-line/2-line), display font type(F : 5 X 8 dots/ 5 X 11 dots)	39 μS
Set CG RAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter.	39 μS
Set DD RAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter.	39 μS
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0 μS
Write Data to RAM	1	0	D7	7 D6 D5 D4 D3 D2 D1 D0 Write data into internal RAM (DDRAM/CGRAM).	43 μS							
Read Data from RAM 1 1 D7 D6 D5 D4 D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43 μS							

^{*} means don't care

COMMANDS DESCRIPTION

Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status. namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	*

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Content of DDRAM is not changed.

Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

I/D: Increment / decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

SH: Shift of entire display

When DDRAM read (CGRAM read/write) operation or SH = "Low", shift of entire display is not performed. If SH = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1", shift left, I/D = "0": shift right).

^{*} CGRAM operates the same as DDRAM, when read from or write to CGRAM.

Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

Control display/cursor/blink ON/OFF 1 bit register.

D: Display ON/OFF control bit

When D = "High", entire display is turned on.

When D = "Low", display is turned off, but display data is remained in DDRAM.

C: Cursor ON/OFF control bit

When C = "High", cursor is turned on.

When C = "Low", cursor is disappeared in current display, but I/D register remains its data.

B: Cursor Blink ON/OFF control bit

When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position.

When B = "Low", blink is off.

Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	*	*

Without writing or reading of display data, shift right/left cursor position or display.

This instruction is used to correct or search display data. (Refer to Table 4)

During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line.

Note that display shift is performed simultaneously in all the line.

When displayed data is shifted repeatedly, each line shifted individually.

When display shift is performed, the contents of address counter are not changed.

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1.
0	1	Shift cursor to the right, AC is increased by 1.
1	0	Shift all of the display to the left, cursor moves according to the display.
1	1	Shift all of the display to the right, cursor moves according to the display.

Function Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
00	0	0	0	1	DL	N	F	*	*

DL: Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit bus mode. When 4-bit bus mode, it needs to transfer 4-bit data by two times.

N: Display line number control bit

When N = "Low", it means 1-line display mode.

When N = "High", 2-line display mode is set.

F: Display font type control bit

When F = "Low", it means 5 X 8 dots format display mode

When F = "High", 5 x11 dots format display mode.

Set CG RAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

Set DD RAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N = 0), DDRAM address is from "00H" to "4FH".

In 2-line display mode (N = 1), DDRAM address in the 1st line is from "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H".

Read Busy Flag and Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether KS0066U is in internal operation or not. If the resultant BF is High, it means the internal operation is in progress and you have to wait until BF to be Low, and then the next instruction can be performed. In this instruction you can read also the value of address counter.

Write Data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, CGRAM, is set by the previous address set instruction: DDRAM address set, CGRAM address set. RAM set instruction can also determine the AC direction to RAM. After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

Read Data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction: it also transfers RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.

NOTE: In case of RAM write operation, after this AC is increased/decreased by 1 like read operation. In this time, AC indicates the next address position, but you can read only the previous data by read instruction.

DD RAM ADDRESSING

For 16×1 or 8	8×1 E	Displa	av															
Character	1	2	3	4	5	6	7	8	8	9	10	1	1	12	13	14	15	16
DD RAM	00	01	02	03	04	05	06	5 0	7	40	41	Δ	2	43	44	45	46	47
Address	00	01	02	03	UT	0.5		, 0	′′	70	71			73		73	40	т,
For 16×2 or	For 16×2 or 8×2 Display																	
Character	1	2	3	4	5	6	7	8	8	9	10	1	1	12	13	14	15	16
DD RAM	00	01	02	03	04	05	06	5 0	7	08	09	0	A	0B	0C	0D	0E	0F
Address	40	41	42	43	44	45	46	5 4	7	48	49	4	A	4B	4C	4D	4E	4F
For 16×4 Dis	plav																	
Character	1	2	3	4	5	6	7		8	9	10	1	1	12	13	14	15	16
	00	01	02	03	04	05	06	5 0	7	08	09	0	A	0B	0C	0D	0E	0F
DD RAM	40	41	42	43	44	45	46	5 4	17	48	49	4	A	4B	4C	4D	4E	4F
Address	10	11	12	13	14	15	16	5 1	7	18	19	1.	A	1B	1C	1D	1E	1F
	50	51	52	53	54	55	56	5 5	57	58	59	5	A	5B	5C	5D	5E	5F
For 20×2 Dis	nlav																	
Character	1	2	3	4	5	6	7		8	9	10	Τ.			17	18	19	20
DD RAM	00	01	02	03	04	05	_		7	08	09	-			10	11	12	13
Address	40	41	42	43	44	45		_	7	48	49				50	51	52	53
E 20v4 Di-	1		1		1	1											- 1	
For 20×4 Dis Character	play 1	2	3	4	5	6	7	Τ,	8	9	10				17	18	19	20
Character	00	01	02	03	04	+	+ -		07	08	09		•••	•••			12	
DD RAM	40	41	42	43	44	45	-	-	7	48	49	-			10 50	11 51	52	13 53
Address	14	15	16	17	18	19		-	В	1C	1D	+			24	25	26	27
	54	55	56	57	58	59		_	В	5C	5D				64	65	66	67
		33	100	37	30	37	31	1 3	וט	<u> </u>	JD				0-1	03	00	07
For 40×2 Dis			Ι 2	1 4				Τ,	<u>. T</u>		1.0				27	20	20	40
Character	1	2	3	4	5	6	7	_	8	9	10	+	• •	•••	37	38	39	40
DD RAM Address	00	01	02	03	04	_		-	7	08	09	+	• •	•••	24	25	26	27
Address	40	41	42	43	44	45	46) 4	7	48	49	•	••	•••	64	65	66	67
For 40×4 Dis	play				T		ı		1	1				1			1	
Character	Е	1	2	3	4	5	6	7	8	ç)	10	•••		37	38	39	40
	E1	00	01	02	03	04	05	06	07	-	_)9	•••		24	25	26	27
DD RAM		40	41	42	43	44	45	46	47	7 4	8 4	49	•••	• • • •	64	65	66	67
Address	E2	00	01	02	03	04	05	06	07)9	•••	• • • •	24	-	26	27
		40	41	42	43	44	45	46	47	7 4	8 4	49	•••	• • •	64	65	66	67

CG RAM MAPPING

	Character Code (DD RAM data)								CG RAM Address					ess	Character Patterns (CG RAM data)									
7 Hi	6	5	4	3	2	1	0 Low		5 Hig	4 gh	3	2	1 I	0 Low		7 Hig	6	5	4	3	2	1	0 Low	
0	0	0	0	*	0	0	0		0	0	0	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0		*	*	*	0 1 0 0 1 0 0 0	1 0 0 1 1 0 0	1 0 1 0 1 0 0 0	0 1 0 0 1 0 0 0	0 0 0 0 0 0 0	←Character Pattern ←Cursor
0	0	0	0	*	0	0	1		0	0	1	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0		*	*	*	1 1 1 1 1 1 1 0	1 0 0 0 0 0 1	1 0 1 1 1 0 1	1 0 0 1 0 0 1 0	1 1 1 1 1 1 1 0	←Character Pattern ←Cursor
			:			:		:	:	:					:	:	:			:				
0	0	0	0	*	1	1	1		1	1	1	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0		*	*	*	1 1 1 1 1 1 1 0	1 0 1 0 0 0 1	1 0 1 0 1 0 1 0	1 0 0 0 1 0 1	1 1 1 1 1 1 1 0	←Character Pattern ←Cursor

CHARACTER FONT TABLE

Upper Lower bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
4 bits 0000	CG RAM (1)						*•	===-					-			
0001	CG RAM (2)							-===				"; "			-==	
0010	CG RAM (3)							!-"-			•	•4	ij	;: !		
0011	CG RAM (4)						 .	-:::							≔ .	:-:
0100	CG RAM (5)							.			•••		! -	-	-	572
0101	CG RAM (6)		. ,								#	.				
0110	CG RAM (7)					Ļ	#"	!!								
0111	CG RAM (8)		-													
1000	CG RAM (1)		i.			X	!	×			• ‡	•		•••	.J"	×
1001	CG RAM (2)		À			¥						•	Ļ		‡	<u>.</u>
1010	CG RAM (3)		**	##									1	<u>.</u>		===
1011	CG RAM (4)			::	K		k	{				#			::	:- :
1100	CG RAM (5)		:	<.								 !		.	:	
1101	CG RAM (6)						M	}					^,		#	
1110	CG RAM (7)		==	>		.**.	r							•.••	F	
1111	CG RAM (8)			•••							::::	ا!				


RELIABILITY TEST

No	Item	Conditions		Note
1	High Temp. Operation	70 ℃	240HR	
2	High Temp. Storage	80°C	240HR	
3	Low Temp. Operation	-20°C	240HR	
4	Low Temp. Storage	-30°C	240HR	
5	High Temp./Humid Storage	60°C 90%RH	240HR	
6	Thermal Shock	-00°C ,30min +50°C ,30min	10 cycles	
7	Vibration Test (IEC-68-2-6)	Frequency: 10~55 Hz Duration: 20 times, 6 min/time Amplitude: 0.75 mm	-	
8	Shock (IEC 68-2-27)	Duration : 11 mS Acceleration : 100g	-	X, Y, Z direction

APPEARANCE CHECK

CONDIITON OF APPEARANCE CHECK:

- (1)Specimen shall be checked by eyes in distance of 30cm under 40w-fluorescence lamp.
- (2) Checking direction shall be in 45 degree from perpendicular line op specimen surface.



HANDLING PRECAUTIONS

- (1) Treat polarizer very carefully since it is easy to be damaged.
- (2) When cleaning the display surface, use soft cloth (e.g. gauss) with a solvent (recommended below) and wipe lightly.
 - ethyl alcohol
 - ♦ iso-prcolol

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvents:

- water
- **♦** ketone
- aromatics
- (3)Direct current causes electro-chemical reaction with remarkable degradation of the display quality. Give careful consideration to prevent direct current at ON/OFF timing and during operation.
- (4) Avoid strong shock and drop from the height.
- (5)To prevent LCD panels from degradation, do not operate or store them exposed directly to sunshine or high temperature/humidity.
- (6) Give careful consideration to avoid electrical static discharge with causes uneven contrast.
- (7)Even a small condensation on the contact pads (terminals) causes electro-chemical reaction which makes missing row and column. Give careful attention to avoid condensation. When assembling with zebra connector, clean the surface of the pads with alcohol and keep the air very clean.

LCD PRODUCT QUALITY STANDARD DISPLAY APPEARANCE

No	Item	Criteria							
		(1)round type							
		diameter mm(a*) no of defect*							
		$a \leq 0.20$ neglect							
		$0.20 < a \le 0.35$ 5max							
1	inclusions (black spot,	0.35 < a none							
1	white spot, dust)	(2)linear type							
		length mm(l) width mm(W) no. of defect							
		na $W \leq 0.03$ neglect							
		$1 \le 3$ $0.03 < W \le 0.08$ 6							
		3 < 1 0.08 < W none							
		1. scratch on protective film is permitted.							
		2. scratch on polarizer shall be as follow:							
		(1)round type diameter mm(a*) no of defect							
	4 . 1.	diameter mm(a*) no of defect $a \le 0.15$ neglect							
2	scratch	$0.15 < a \le 0.20$ lieghed 2 max							
		$0.13 < a \le 0.20$ 2 max $0.20 < a$ none							
		(2)linear type							
		be judged by e1(2) linear type							
3	dent	diameter < 1.5mm							
4	1, , , 1, 1, a	not exceeding 0.5mm average diameter is acceptable between glass							
4	bubble	and polarizing film							
		$(a+b)/2 \leq 0.15 \text{mm}$							
5	pin hole	maximum number: ignored							
	pin noit	$0.15 < (a+b)/2 \le 0.20$ mm							
		maximum number:10							
		$(a+b)/2 \le 0.20$ mm							
6	dot defeat	maximum number: ignored							
6	dot defect	$0.20 < (a+b)/2 \le 0.30$ mm maximum number:5							
		x=width							
		diameter spec no of defect							
		$a \le 0.50 \text{mm}$ neglect							
7	contrast irregularity(spot)	$0.50 < a \le 0.75$							
′	contrast irregularity (spot)	$0.75 < a \le 1.00$							
		1.00 < a none							
8	dot width	design width ±15%							
9		obvious uneven color is not permitted							
9	color tone and uniformity	oovious uneven color is not permitted							

REVISION HISTORY

Revision Content	Page	Date
Drawing Format		1999/9/7
PDF file		1999/9/8
Jumper explanation	8	02/10/2000
Update the vibration and shock into reliability test	22	02/03/2000