

January 2000 Revised June 2000

NC7SB3257

TinyLogic™ UHS Single 2-to-1 Multiplexer/Demultiplexer Bus Switch

General Description

The NC7SB3257 is a high performance, 2-to-1 NMOS passgate multiplexer/demultiplexer from Fairchild's Ultra High Speed Series of TinyLogic TM. The device is fabricated with advanced sub-micron CMOS technology to achieve high speed enable and disable times and low on resistance. The device is specified to operate over the 4.0 to 5.5V $\rm V_{CC}$ operating range. The control input tolerates voltages up to 5.5V independent of the $\rm V_{CC}$ operating range.


Features

- Space saving SC70 6-lead surface mount package
- Typical 3Ω switch resistance @ 5.0V V_{CC}
- Minimal propagation delay through the switch
- Power down high impedance control input
- Zero bounce in flow through mode
- TTL compatible control input
- Overvoltage tolerance of control input to 7.0V
- Break before make enable circuitry

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As	
NC7SB3257P6X	MAA06A	B7B	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel	

Logic Symbol



Pin Descriptions


Pin Names	Description
A, B ₀ , B ₁	Data Ports
SEL	Control Input

Function Table


Input (SEL)	Function
L	B ₀ Connected to A
Н	B ₁ Connected to A

H = HIGH Logic Level L = LOW Logic Level

Connection Diagram



Pin One Orientation Diagram



Pin One

AAA = Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 2)

 $\begin{array}{lll} \mbox{Supply Voltage (V$_{CC}$)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{DC Switch Voltage (V$_S$)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{DC Output Voltage (V$_IN$)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \end{array}$

DC Input Diode Current (I_{IK})

Junction Lead Temperature under Bias (T_J)

Lead Temperature (T_L)

(Soldering, 10 seconds) $+260^{\circ}$ C Power Dissipation (P_D) @ +85°C 180 mW

Control Input $V_{CC} = 4.0V$ to 5.5V

Thermal Resistance (θ_{JA}) 350°C/W

0 ns/V to 5 ns/V

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Control input must be held HIGH or LOW, it must not float.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	T _A =	-40°C to +	-85°C	Units	Conditions	
Cymbol	rarameter	(V)	Min	Min Typ		Oille	Conditions	
V_{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA	
V _{IH}	HIGH Level Input Voltage		2.0			V		
V_{IL}	LOW Level Input Voltage				0.8			
Input Leakage Current		5.5			±1	μΑ	0 ≤ V _{IN} ≤ 5.5V	
I _{OFF}	OFF State Leakage Current	5.5			±1	μΑ	0 ≤ A, B ≤ V _{CC}	
R _{ON}	Switch ON Resistance (Note 4)	4.5		3	7	Ω	V _{IN} = 0V, I _{IN} = 64 mA	
		4.5		3	7	Ω	V _{IN} = 0V, I _{IN} = 30 mA	
		4.5		6	15	Ω	V _{IN} = 2.4V, I _{IN} = 15 mA	
		4.0		10	20	Ω	V _{IN} = 2.4V, I _{IN} = 15 mA	
Icc	Quiescent Supply Current	5.5			10	μΑ	V _{IN} = V _{CC} or GND	
							I _{OUT} = 0	
ΔI_{CC}	Increase in I _{CC} Per Input (Note 5)	5.5		0.9	2.5	mA	$V_{IN} = 3.4V, I_{O} = 0$	
							Control Input Only	

+150°C

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B Ports).

Note 5: Per TTL driven Input ($V_{IN} = 3.4V$, Control input only). A and B pins do not contribute to I_{CC} .

AC Electrical Characteristics

	_		$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} \qquad C_{L} = 50 \text{ pF, RU} = \text{RD} = 500\Omega$					
Symbol	Parameter	V _{CC}				Units	Conditions	Fig. No.
		(V)	Min	Тур	Max			
t _{PHL}	Propagation Delay Bus to Bus	4.0 – 55			0.25	ns	V _I = OPEN	Figures 1,
t_{PLH}	(Note 6)					115	VI = OF LIV	2
t _{PZL}	Output Enable Time	4.5 – 5.5	1.8		6.5	ns	$V_I = 7V$ for t_{PZL}	Figures 1,
t_{PZH}		4.0	1.8		7.3	115	$V_I = 0V$ for t_{PZH}	2
t _{PLZ}	Output Disable Time	4.5 – 5.5	0.8		4.7		$V_I = 7V$ for t_{PLZ}	Figures 1,
t_{PHZ}		4.0	0.8		5.3		$V_I = 0V$ for t_{PHZ}	2
	Break Before Make Time	4.5 – 5.5	0.5			ns		Figure 3
t _{B-M}	(Note 7)	4.0	0.5			115		i igure 3

Note 6: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).


Note 7: Guaranteed by design.

Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	2.3		pF	$V_{CC} = 0V$
C _{IO-B}	B Port OFF Capacitance	5.7		pF	V _{CC} = 5.0V
CIO-A	A Port ON Capacitance	16		pF	V _{CC} = 5.0V

Note 8: Capacitance is characterized but not tested.

AC Loading and Waveforms




Note: Input Driven by 50Ω source terminated in 50Ω

Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz; t_W = 500 ns

FIGURE 1. AC Test Circuit



Input = AC Waveform; PRR = Variable; Duty Cycle = 50%

FIGURE 2. AC Waveforms





FIGURE 3. Break Before Make Interval Timing


Tape and Reel Specification

TAPE FORMAT


-	Package	Tape	Number	Cavity	Cover Tape	
	Designator	Section	Cavities	Status	Status	
-	_	Leader (Start End)	125 (typ)	Empty	Sealed	
	P6X	Carrier	3000	Filled	Sealed	
		Trailer (Hub End)	75 (typ)	Empty	Sealed	

TAPE DIMENSIONS inches (millimeters)





SECTION A-A




BEND RADIUS NOT TO SCALE

Package	ackage Tape Size		DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-6	9 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
3070-0	8 mm	(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)

Tape and Reel Specification (Continued)

REEL DIMENSIONS inches (millimeters)



Tape Size	Α	В	С	D	N	W1	W2	W3
0	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)

Physical Dimensions inches (millimeters) unless otherwise noted 0.65 0.65 1.9 B- 1.25±0.10 2.10±0.10 -0.20 +0.10 -0.05 LAND PATTERN RECOMMENDATION ◆ max 0.1 **②** SEE DETAIL A 0.95±0.15 △ max 0.1 B0 14 GAGE PLANE R0.10 0°-30 0.20 6.00

NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

6-Lead SC70, EIAJ SC88, 1.25mm Wide Package Number MAA06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

0.425 NOMINAL

DETAIL A

www.fairchildsemi.com