


Pin Assignments



Pin Definitions

Pin Number	Pin Name	Pin Function Description
1	ENABLE/SS	Output Enable/Softstart. A logic LOW on this pin will disable the output. An internal current source allows for open collector control. This pin also doubles as soft start.
2	PWRGD	Power Good Flag. An open collector output that will be logic LOW if the output voltage is not within $\pm 12\%$ of the nominal output voltage setpoint.
3	IFB	Current Feedback. Pin 3 is used in conjunction with pin 10, as the input for the current feedback control loop. Layout of these traces is critical to system performance. See Application Information for details.
4	VFB	Voltage Feedback. Pin 4 is used as the input for the voltage feedback control loop. See Application Information for details regarding correct layout.
5	VCCA	Analog VCC. Connect to system 5V supply and decouple with a 0.1 μ F ceramic capacitor.
6	GNDP	Power Ground. Return pin for high currents flowing in pin 8 (VCCP). Connect to a low impedance ground.
7	LODRV	Low Side FET Driver. Connect this pin to the gate of an N-channel MOSFET for synchronous operation. The trace from this pin to the MOSFET gate should be <0.5".
8	VCCP	Power VCC. For both high side and low side FET drivers. Connect to system 12V supply, and decouple with a 4.7 μ F tantalum and a 0.1 μ F ceramic capacitor.
9	HIDRV	High Side FET Driver. Connect this pin to the gate of an N-channel MOSFET. The trace from this pin to the MOSFET gate should be <0.5".
10	SW	High side driver source and low side driver drain switching node. Together with IFB pin allows FET sensing for current.
11	GNDA	Analog Ground. Return path for low power analog circuitry. This pin should be connected to a low impedance system ground plane to minimize ground loops.
12–16	VID0-4	Voltage Identification Code Inputs. These open collector/TTL compatible inputs will program the output voltage over the ranges specified in Table 2. Pull-up resistors are internal to the controller.

Absolute Maximum Ratings

Supply Voltage VCCA to GND	13.5V
Supply Voltage VCCP to GND	15V
Voltage Identification Code Inputs, VID0-VID4	VCCA
Junction Temperature, T _J	150°C
Storage Temperature	-65 to 150°C
Lead Soldering Temperature, 10 seconds	300°C
Power Dissipation, P _D	750mW
Thermal Resistance Junction-to-case, θ_{JC}	105°C/W

Recommended Operating Conditions

Parameter	Conditions	Min.	Typ.	Max.	Units
Supply Voltage VCCA		4.5	5	5.25	V
Input Logic HIGH		2.0			V
Input Logic LOW				0.8	V
Ambient Operating Temperature		0		70	°C
Output Driver Supply, VCCP		11.4	12	13.2	V

Electrical Specifications ($V_{CCA} = 5V$, $V_{CCP} = 12V$, $V_{OUT} = 2.0V$, and $T_A = +25^\circ C$ using circuit in Figure 1, unless otherwise noted.)

The • denotes specifications which apply over the full operating temperature range.

Parameter	Conditions	Min.	Typ.	Max.	Units	
Output Voltage	See Table 1	• 1.3		3.5	V	
Output Current			18		A	
Initial Voltage Setpoint	$I_{LOAD} = 0.8A$, $V_{OUT} = 2.400V$ $V_{OUT} = 2.000V$ $V_{OUT} = 1.550V$	2.394	2.424	2.454	V	
		2.000	2.020	2.040	V	
		1.550	1.565	1.580	V	
Output Temperature Drift	$T_A = 0$ to $70^\circ C$, $V_{OUT} = 2.000V$ $V_{OUT} = 1.550V$	•	+8		mV	
		•	+6		mV	
Line Regulation	$V_{CCA} = 4.75V$ to $5.25V$, $V_{OUT} = 2.000V$	•	± 2		mV	
Internal Droop ³	V_{OUT} at $I_{LOAD} = 0.8A$ to I_{max}		-44	-40	-36	mV
Output Ripple	20MHz BW, $I_{LOAD} = I_{max}$			11	mVpk	
Total Output Variation, Steady State ¹	$V_{OUT} = 2.000V$ $V_{OUT} = 1.550V^3$	• 1.940		2.070	V	
		• 1.480		1.590	V	
Total Output Variation, Transient ²	$I_{LOAD} = 0.8A$ to I_{max} , $V_{OUT} = 2.000V$ $V_{OUT} = 1.550V^3$	• 1.900		2.100	V	
		• 1.480		1.590	V	
Short Circuit Detect Current		• 45		60	μA	
Efficiency	$I_{LOAD} = I_{max}$, $V_{OUT} = 2.0V$		85		%	
Output Driver Rise & Fall Time	See Figure 4 for t_R and t_F		50		nsec	
Output Driver Deadtime	See Figure 7 for t_{DT}		50		nsec	
Oscillator Frequency		• 255	300	345	kHz	
Duty Cycle			0	100	%	
PWRGD Threshold	Logic HIGH Logic LOW	• 93		107	$\%V_{out}$	
		• 88		112	$\%V_{out}$	
V_{CCA} UVLO		• 3.74	4	4.26	V	
V_{CCP} UVLO		• 7.65	8.5	9.35	V	
V_{CCA} Supply Current			19		mA	
V_{CCP} Supply Current ⁴			40		mA	
Soft Start Current		• 5	10	17	μA	

Notes:

1. Steady State Voltage Regulation includes Initial Voltage Setpoint, Droop, Output Ripple and Output Temperature Drift and is measured at the converter's VFB sense point.
2. As measured at the converter's VFB sense point. For motherboard applications, the PCB layout should exhibit no more than $0.5m\Omega$ trace resistance between the converter's output capacitors and the CPU. Remote sensing should be used for optimal performance.
3. Using the VFB pin for remote sensing of the converter's output at the load, the converter will be in compliance with Intel's VRM 8.4 specification of +50, -80mV. If Intel specifications on maximum plane resistance from the converter's output capacitors to the CPU are met, the specification of +40, -70mV at the capacitors will also be met.
4. Includes gate current.






Table 1. Output Voltage Programming Codes

VID4	VID3	VID2	VID1	VID0	Nominal V _{OUT}
0	1	1	1	1	1.30V
0	1	1	1	0	1.35V
0	1	1	0	1	1.40V
0	1	1	0	0	1.45V
0	1	0	1	1	1.50V
0	1	0	1	0	1.55V
0	1	0	0	1	1.60V
0	1	0	0	0	1.65V
0	0	1	1	1	1.70V
0	0	1	1	0	1.75V
0	0	1	0	1	1.80V
0	0	1	0	0	1.85V
0	0	0	1	1	1.90V
0	0	0	1	0	1.95V
0	0	0	0	1	2.00V
0	0	0	0	0	2.05V
1	1	1	1	1	2.0V
1	1	1	1	0	2.1V
1	1	1	0	1	2.2V
1	1	1	0	0	2.3V
1	1	0	1	1	2.4V
1	1	0	1	0	2.5V
1	1	0	0	1	2.6V
1	1	0	0	0	2.7V
1	0	1	1	1	2.8V
1	0	1	1	0	2.9V
1	0	1	0	1	3.0V
1	0	1	0	0	3.1V
1	0	0	1	1	3.2V
1	0	0	1	0	3.3V
1	0	0	0	1	3.4V
1	0	0	0	0	3.5V






Note:

- 0 = processor pin is tied to GND.
1 = processor pin is open.



Typical Operating Characteristics ($V_{CCA} = 5V$, $V_{CCP} = 12V$, and $T_A = +25^\circ C$ using circuit in Figure 1, unless otherwise noted.)



Typical Operating Characteristics (continued)



Typical Operating Characteristics (continued)



Application Circuit




Figure 1. Typical Application Circuit
(Worst Case Analyzed! See Appendix for Details)

Table 2. RC5057 Application Bill of Materials


(Components based on Worst Case Analysis—See Appendix for Details)

Reference	Manufacturer Part #	Quantity	Description	Requirements/Comments
C1	AVX TAJB475M010R5	1	4.7 μ F, 10V Capacitor	
C2, C5	Panasonic ECU-V1C105ZFX	2	1 μ F, 16V Capacitor	
C3-4,6	Panasonic ECU-V1H104ZFX	3	100nF, 50V Capacitor	
C _{IN}	Sanyo 10MV1200GX	*	1200 μ F, 10V Electrolytic	I _{RMS} = 2A
C _{OUT}	Sanyo 6MV1500GX	*	1500 μ F, 6.3V Electrolytic	ESR \leq 44m Ω
D1	Motorola MBRD835L	1	8A Schottky Diode	
L1	Any	Optional	2.5 μ H, 10A Inductor	DCR ~ 6m Ω See Note 1.
L2	Any	1	1.3 μ H, 20A Inductor	DCR ~ 2m Ω
Q1	Fairchild FDP6030L or FDB6030L	1	N-Channel MOSFET (TO-220 or TO-263)	R _{DS(ON)} = 20m Ω @ V _{GS} = 4.5V See Note 2.
Q2	Fairchild FDP7030BL or FDB7030BL	1	N-Channel MOSFET (TO-220 or TO-263)	R _{DS(ON)} = 10m Ω @ V _{GS} = 4.5V See Note 2.
R1	Any	1	33 Ω	
R2-3	Any	2	4.7 Ω	
R4	Any	1	10K Ω	
R5	Any	1	*	
R6	Any	1	10 Ω	
U1	Fairchild RC5057M	1	DC/DC Controller	

*See Appendix.

Notes:

1. Inductor L1 is recommended to isolate the 5V input supply from noise generated by the MOSFET switching, and to comply with Intel di/dt requirements. L1 may be omitted if desired.
2. For designs using the TO-220 MOSFETs, heatsinks with thermal resistance $\theta_{SA} < 20^{\circ}\text{C/W}$ should be used. For designs using the TO-263 MOSFETs, adequate copper area should be used. For details and a spreadsheet on MOSFET selections, refer to Applications Bulletin AB-8.



*Refer to Table 4 for values of C_{OUT} and C_{IN}.

Figure 2. Application Circuit for Coppermine/Camino Processors
(Worst Case Analyzed! See Appendix for Details)


Table 3. RC5057 Application Bill of Materials for Coppermine/Camino Processors

(Components based on Worst Case Analysis—See Appendix for Details)

Reference	Manufacturer Part #	Quantity	Description	Requirements/Comments
C1	AVX TAJB475M010R5	1	4.7 μ F, 10V Capacitor	
C2, C5	Panasonic ECU-V1C105ZFX	2	1 μ F, 16V Capacitor	
C3-4,6	Panasonic ECU-V1H104ZFX	3	100nF, 50V Capacitor	
C _{IN}	Sanyo 10MV1200GX	3	1200 μ F, 10V Electrolytic	I _{RMS} = 2A
C _{OUT}	Sanyo 6MV1500GX	10	1500 μ F, 6.3V Electrolytic	ESR \leq 44m Ω
D1	Motorola MBRD835L	1	8A Schottky Diode	
D2	Fairchild 1N4148	1	Signal Diode	
L1	Any	Optional	2.5 μ H, 10A Inductor	DCR ~ 6m Ω See Note 1.
L2	Any	1	1.3 μ H, 20A Inductor	DCR ~ 2m Ω
Q1	Fairchild FDP6030L or FDB6030L	1	N-Channel MOSFET (TO-220 or TO-263)	R _{DS(ON)} = 20m Ω @ V _{GS} = 4.5V See Note 2.
Q2	Fairchild FDP7030BL or FDB7030BL	1	N-Channel MOSFET (TO-220 or TO-263)	R _{DS(ON)} = 10m Ω @ V _{GS} = 4.5V See Note 2.
R1	Any	1	33 Ω	
R2-3	Any	2	4.7 Ω	
R4	Any	1	10K Ω	
R5	Any	1	2.80K Ω	
R6	Any	1	10 Ω	
R7	N/A	1	1.8m Ω	PCB Trace Resistor
R8	Any	1	2.1 Ω	
R9	Any	1	1K Ω	
R10	Dale WSL-2512-.01 Ω	1	10m Ω , 1W Resistor	
U1	Fairchild RC5057M	1	DC/DC Controller	

Notes:

1. Inductor L1 is recommended to isolate the 5V input supply from noise generated by the MOSFET switching, and to comply with Intel di/dt requirements. L1 may be omitted if desired.
2. For designs using the TO-220 MOSFETs, heatsinks with thermal resistance $\Theta_{SA} < 20^{\circ}\text{C/W}$ should be used. For designs using the TO-263 MOSFETs, adequate copper area should be used. For details and a spreadsheet on MOSFET selections, refer to Applications Bulletin AB-8.



*Refer to Table 4 for values of C_{OUT} and C_{IN}.

Figure 3. Application Circuit for Coppermine/Camino Processors
(Typical Design)

Table 4. RC5057 Application Bill of Materials for Coppermine/Camino Processors
(Typical Design)

Reference	Manufacturer Part #	Quantity	Description	Requirements/Comments
C1	AVX TAJB475M010R5	1	4.7μF, 10V Capacitor	
C2, C5	Panasonic ECU-V1C105ZFX	2	1μF, 16V Capacitor	
C3-4,6	Panasonic ECU-V1H104ZFX	3	100nF, 50V Capacitor	
C _{IN}	Sanyo 10MV1200GX	3	1200μF, 10V Electrolytic	I _{RMS} = 2A
C _{OUT}	Sanyo 6MV1500GX	8	1500μF, 6.3V Electrolytic	ESR ≤ 44mΩ
D1	Motorola MBRD835L	1	3A Schottky Diode	
L1	Any	Optional	2.5μH, 10A Inductor	DCR ~ 6mΩ See Note 1.
L2	Any	1	1.3μH, 20A Inductor	DCR ~ 2mΩ
Q1-2	Fairchild FDP6030L or FDB6030L	2	N-Channel MOSFET (TO-220 or TO-263)	R _{DS(ON)} = 20mΩ @ V _{GS} = 4.5V See Note 2.
R1	Any	1	33Ω	
R2-3	Any	2	4.7Ω	
R4	Any	1	10KΩ	
R5	Any	1	6.24KΩ	
R6	Any	1	10Ω	
R7	N/A	1	3.0mΩ	PCB Trace Resistor
U1	Fairchild RC5057M	1	DC/DC Controller	

Notes:

1. Inductor L1 is recommended to isolate the 5V input supply from noise generated by the MOSFET switching, and to comply with Intel di/dt requirements. L1 may be omitted if desired.
2. For designs using the TO-220 MOSFETs, heatsinks with thermal resistance $\theta_{SA} < 20^{\circ}\text{C/W}$ should be used. For designs using the TO-263 MOSFETs, adequate copper area should be used. For details and a spreadsheet on MOSFET selections, refer to Applications Bulletin AB-8.

Test Parameters




Figure 4. Output Drive Timing Diagram

Application Information

The RC5057 Controller

The RC5057 is a programmable synchronous DC-DC controller IC. When designed around the appropriate external components, the RC5057 can be configured to deliver more than 16A of output current, as appropriate for the Katmai and Coppermine and other processors. The RC5057 functions as a fixed frequency PWM step down regulator.

Main Control Loop

Refer to the RC5057 Block Diagram on page 1. The RC5057 implements “summing mode control”, which is different from both classical voltage-mode and current-mode control. It provides superior performance to either by allowing a large converter bandwidth over a wide range of output loads.

The control loop of the regulator contains two main sections: the analog control block and the digital control block. The analog section consists of signal conditioning amplifiers feeding into a comparator which provides the input to the digital control block. The signal conditioning section accepts input from the IFB (current feedback) and VFB (voltage feedback) pins and sets up two controlling signal paths. The first, the voltage control path, amplifies the difference between the VFB signal and the reference voltage from the DAC and presents the output to one of the summing amplifier inputs. The second, current control path, takes the difference between the IFB and SW pins when the high-side MOSFET is on, reproducing the voltage across the MOSFET and thus the input current; it presents the resulting signal to another input of the summing amplifier. These two signals are then summed together. This output is then presented to a comparator looking at the oscillator ramp, which provides the main PWM control signal to the digital control block.

The digital control block takes the analog comparator input and the main clock signal from the oscillator to provide the appropriate pulses to the HIDRV and LODRV output pins. These two outputs control the external power MOSFETs.

There is an additional comparator in the analog control section whose function is to set the point at which the RC5057 current limit comparator disables the output drive signals to the external power MOSFETs.

High Current Output Drivers

The RC5057 contains two identical high current output drivers that utilize high speed bipolar transistors in a push-pull configuration. The drivers’ power and ground are separated from the chip’s power and ground for switching noise immunity. The power supply pin, VCCP, is supplied from an external 12V source through a series resistor. The resulting voltage is sufficient to provide the gate to source drive to the external MOSFETs required in order to achieve a low $R_{DS,ON}$.

Internal Voltage Reference

The reference included in the RC5057 is a precision band-gap voltage reference. Its internal resistors are precisely trimmed to provide a near zero temperature coefficient (TC). Based on the reference is the output from an integrated 5-bit DAC. The DAC monitors the 5 voltage identification pins, VID0-4. When the VID4 pin is at logic HIGH, the DAC scales the reference voltage from 2.0V to 3.5V in 100mV increments. When VID4 is pulled LOW, the DAC scales the reference from 1.30V to 2.05V in 50mV increments. All VID codes are available, including those below 1.80V.

Power Good (PWRGD)

The RC5057 Power Good function is designed in accordance with the Pentium II & III DC-DC converter specifications and provides a continuous voltage monitor on the VFB pin. The circuit compares the VFB signal to the VREF voltage and outputs an active-low interrupt signal to the CPU should the power supply voltage deviate more than $\pm 12\%$ of its nominal setpoint. The output is guaranteed open-collector high when the power supply voltage is within $\pm 7\%$ of its nominal setpoint. The Power Good flag provides no other control function to the RC5057.

Output Enable/Soft Start (ENABLE/SS)

The RC5057 will accept an open collector/TTL signal for controlling the output voltage. The low state disables the output voltage. When disabled, the PWRGD output is in the low state.

Even if an enable is not required in the circuit, this pin should have attached a capacitor (typically 100nF) to softstart the switching. A larger value may occasionally be required if the converter has a very large capacitor at its output.

Over-Voltage Protection

The RC5057 constantly monitors the output voltage for protection against over-voltage conditions. If the voltage at the VFB pin exceeds the selected program voltage, an over-voltage condition is assumed and the RC5057 disables the output drive signal to the external high-side MOSFET. The DC-DC converter returns to normal operation after the fault has been removed. If it is desired to have an active over-voltage protection circuit, the RC5052, which includes all the features of the RC5057, may be chosen instead of the RC5057.

Oscillator

The RC5057 oscillator section uses a fixed frequency of operation of 300KHz. If it is desired to adjust this frequency for reasons of efficiency or component size, the RC5052, which includes all of the features of the RC5057, may be chosen instead of the RC5057.

Design Considerations and Component Selection

Additional information on design and component selection may be found in Fairchild’s Application Note 57.

MOSFET Selection

This application requires N-channel Logic Level Enhancement Mode Field Effect Transistors. Desired characteristics are as follows:

- Low Static Drain-Source On-Resistance, $R_{DS,ON} < 20m\Omega$ (lower is better)
- Low gate drive voltage, $V_{GS} = 4.5V$ rated
- Power package with low Thermal Resistance
- Drain-Source voltage rating $> 15V$.

The on-resistance ($R_{DS,ON}$) is the primary parameter for MOSFET selection. The on-resistance determines the power dissipation within the MOSFET and therefore significantly affects the efficiency of the DC-DC Converter. For details and a spreadsheet on MOSFET selection, refer to Applications Bulletin AB-8.

Inductor Selection

Choosing the value of the inductor is a tradeoff between allowable ripple voltage and required transient response. The system designer can choose any value within the allowed minimum to maximum range in order to either minimize ripple or maximize transient performance. The first order equation (close approximation) for minimum inductance is:

$$L_{min} = \frac{(V_{in} - V_{out})}{f} \times \frac{V_{out}}{V_{in}} \times \frac{ESR}{V_{ripple}}$$

where:

V_{in} = Input Power Supply

V_{out} = Output Voltage

f = DC/DC converter switching frequency

ESR = Equivalent series resistance of all output capacitors in parallel

V_{ripple} = Maximum peak to peak output ripple voltage budget.

The first order equation for maximum allowed inductance is:

$$L_{max} = 2C_0 \frac{(V_{in} - V_{out}) D_m V_{tb}}{I_{pp}^2}$$

where:

C_0 = The total output capacitance

I_{pp} = Maximum to minimum load transient current

V_{tb} = The output voltage tolerance budget allocated to load transient

D_m = Maximum duty cycle for the DC/DC converter (usually 95%).

Some margin should be maintained away from both L_{min} and L_{max} . Adding margin by increasing L almost always adds expense since all the variables are predetermined by system performance except for C_o , which must be increased to increase L . Adding margin by decreasing L can be done by purchasing capacitors with lower ESR. The RC5057 provides significant cost savings for the newer CPU systems that typically run at high supply current.

RC5057 Short Circuit Current Characteristics

The RC5057 protects against output short circuit by turning off both the high-side and low-side MOSFETs and resetting softstart. The short circuit limit is set with the R_5 resistor, as given by the formula

$$R_5 = \frac{I_{SC} \times R_{DS, on}}{I_{Detect}}$$

with $I_{Detect} \approx 50\mu A$, I_{SC} the desired current limit, and $R_{DS, on}$ the high-side MOSFET's on resistance. Remember to make R_5 large enough to include the effects of initial tolerance and temperature variation on the MOSFET's $R_{DS, on}$. However, the value of R_5 should be less than $8.3K\Omega$. If a greater value is necessary, a lower $R_{DS, on}$ MOSFET should be used instead. Alternately, use of a sense resistor in series with the source of the MOSFET, as shown in Figure 6, eliminates this source of inaccuracy in the current limit. Note the addition of the diode, which is necessary for proper operation of this circuit.

As an example, Figure 5 shows the typical characteristic of the DC-DC converter circuit with an FDB6030L high-side MOSFET ($R_{DS} = 20m\Omega$ maximum at $25^\circ C * 1.25$ at $75^\circ C = 25m\Omega$) and a $8.2K\Omega R_5$.




Figure 5. RC5057 Short Circuit Characteristic

The converter exhibits a normal load regulation characteristic until the voltage across the MOSFET exceeds the internal short circuit threshold of $50\mu A * 8.2K\Omega = 410mV$, which occurs at $410mV/25m\Omega = 16.4A$. (Note that this current limit level can be as high as $410mV/15m\Omega = 27A$, if the MOSFET

has typical $R_{DS,on}$ rather than maximum, and is at 25°C. This is the reason for using the external sense resistor.) At this point, the internal comparator trips and signals the controller to discharge the softstart capacitor. This causes a drastic reduction in the output voltage as the load regulation collapses into the short circuit control mode. With a 40mΩ output short, the voltage is reduced to $16.4A * 40m\Omega = 650mV$. The output voltage does not return to its nominal value until the output current is reduced to a value within the safe operating range for the DC-DC converter.




Figure 6. Precision Current Sensing

Schottky Diode Selection

The application circuit of Figure 1 shows a Schottky diode, D1, which is used as a free-wheeling diode to assure that the body-diode in Q2 does not conduct when the upper MOSFET is turning off and the lower MOSFET is turning on. It is undesirable for this diode to conduct because its high forward voltage drop and long reverse recovery time degrades efficiency, and so the Schottky provides a shunt path for the current. Since this time duration is very short, the selection criterion for the diode is that the forward voltage of the Schottky at the output current should be less than the forward voltage of the MOSFET's body diode.

Output Filter Capacitors

The output bulk capacitors of a converter help determine its output ripple voltage and its transient response. It has already been seen in the section on selecting an inductor that the ESR helps set the minimum inductance, and the capacitance value helps set the maximum inductance. For most converters, however, the number of capacitors required is determined by the transient response and the output ripple voltage, and these are determined by the ESR and not the capacitance value. That is, in order to achieve the necessary ESR to meet the transient and ripple requirements, the capacitance value required is already very large.

The most commonly used choice for output bulk capacitors is aluminum electrolytics, because of their low cost and low ESR. The only type of aluminum capacitor used should be those that have an ESR rated at 100kHz. Consult Application Bulletin AB-14 for detailed information on output capacitor selection.

The output capacitance should also include a number of small value ceramic capacitors placed as close as possible to the processor; 0.1μF and 0.01μF are recommended values.

Input Filter

The DC-DC converter design may include an input inductor between the system +5V supply and the converter input as shown in Figure 7. This inductor serves to isolate the +5V supply from the noise in the switching portion of the DC-DC converter, and to limit the inrush current into the input capacitors during power up. A value of 2.5μH is recommended.

It is necessary to have some low ESR aluminum electrolytic capacitors at the input to the converter. These capacitors deliver current when the high side MOSFET switches on. Figure 7 shows 3 x 1000μF, but the exact number required will vary with the speed and type of the processor. For the top speed Katmai and Coppermine, the capacitors should be rated to take 9A and 6A RMS of ripple current respectively. Capacitor ripple current rating is a function of temperature, and so the manufacturer should be contacted to find out the ripple current rating at the expected operational temperature. For details on the design of an input filter, refer to Applications Bulletin AB-15.




Figure 7. Input Filter

Active Droop

The RC5057 includes active droop: as the output current increases, the output voltage drops. This is done in order to allow maximum headroom for transient response of the converter. The current is sensed by measuring the voltage across the high-side MOSFET during its on time. Note that this makes the droop dependent on the temperature of the MOSFET. However, when the formula given for selecting R_S (current limit) is used, there is a maximum droop possible (-40mV), and when this value is reached, additional drop across the MOSFET will not cause any increase in droop—until current limit is reached.

Additional droop can be added to the active droop using a discrete resistor (typically a PCB trace) outside the control loop, as shown in Figure 2. This is typically only required for the most demanding applications, such as for the next generation Intel processor (tolerance = +40/-70mV), as shown in Figure 2.

PCB Layout Guidelines

- Placement of the MOSFETs relative to the RC5057 is critical. Place the MOSFETs such that the trace length of the HIDRV and LODRV pins of the RC5057 to the FET gates is minimized. A long lead length on these pins will cause high amounts of ringing due to the inductance of the trace and the gate capacitance of the FET. This noise radiates throughout the board, and, because it is switching at such a high voltage and frequency, it is very difficult to suppress.
- In general, all of the noisy switching lines should be kept away from the quiet analog section of the RC5057. That is, traces that connect to pins 7, 9, 10, and 8 (LODRV, HIDRV, SW and VCCP) should be kept far away from the traces that connect to pins 3 through 5, and pin 11.
- Place the 0.1µF decoupling capacitors as close to the RC5057 pins as possible. Extra lead length on these reduces their ability to suppress noise.
- Each VCC and GND pin should have its own via to the appropriate plane. This helps provide isolation between pins.
- Place the MOSFETs, inductor, and Schottky as close together as possible for the same reasons as in the first bullet above. Place the input bulk capacitors as close to the drains of the high side MOSFETs as possible. In addition, placement of a 0.1µF decoupling cap right on the drain of each high side MOSFET helps to suppress some of the high frequency switching noise on the input of the DC-DC converter.
- Place the output bulk capacitors as close to the CPU as possible to optimize their ability to supply instantaneous current to the load in the event of a current transient. Additional space between the output capacitors and the CPU will allow the parasitic resistance of the board traces to degrade the DC-DC converter's performance under severe load transient conditions, causing higher voltage deviation. For more detailed information regarding capacitor placement, refer to Application Bulletin AB-5.
- A PC Board Layout Checklist is available from Fairchild Applications. Ask for Application Bulletin AB-11.

Additional Information

For additional information contact Fairchild Semiconductor at <http://www.fairchildsemi.com/cf/tsg.htm> or contact an authorized representative in your area.

Appendix

Worst-Case Formulae for the Calculation of C_{out}, R₅, and C_{in} (Circuit of Figure 1 Only)

The following formulae design the RC5057 for worst-case operation, including initial tolerance and temperature dependence of all of the IC parameters (initial setpoint, reference tolerance and tempco, active droop tolerance, current sensor gain), the initial tolerance and temperature dependence of the MOSFET, and the ESR of the capacitors. The following information must be provided:

V_{T+}, the value of the positive transient voltage limit;

|V_{T-}|, the absolute value of the negative transient voltage limit;

I_O, the maximum output current;

V_{nom}, the nominal output voltage;

V_{in}, the input voltage (typically 5V);

ESR, the ESR of the output caps, per cap (44mΩ for the Sanyo parts shown in this datasheet);

R_D, the on-resistance of the MOSFET (10mΩ for the FDB7030);

ΔR_D, the tolerance of the current sensor (usually about 67% for MOSFET sensing, including temperature).

I_{rms}, the rms current rating of the input caps (2A for the Sanyo parts shown in this datasheet).

$$C_{in} = \frac{I_O * \sqrt{\frac{V_{nom}}{V_{in}} - \left(\frac{V_{nom}}{V_{in}}\right)^2}}{I_{rms}}$$

$$R_5 = \frac{I_O * R_D * (1 + \Delta R_D) * 1.10}{50 * 10^{-6}}$$

The value of R₅ must be ≤ 8.3KΩ. If a greater values is calculated, R_D must be reduced.

Number of capacitors needed for C_{out} = the greater of:

$$X = \frac{ESR * I_O}{|V_T-|}$$

or

$$Y = \frac{ESR * I_O}{V_{T+} - 0.004 * V_{nom} + \frac{14400 * I_O * R_D}{18 * R_5 * 1.1}}$$

Example: Suppose that the transient limits are $\pm 134\text{mV}$, current I is 14.2A , and the nominal voltage is 2.000V , using MOSFET current sensing and the usual caps. We have $V_{T+} = |V_{T-}| = 0.134$, $I_O = 14.2$, $V_{\text{nom}} = 2.000$, and $\Delta R_D = 0.67$. We calculate:

$$C_{\text{in}} = \frac{14.2 * \sqrt{\frac{2.000}{5} - \left(\frac{2.000}{5}\right)^2}}{2} = 3.47 \Rightarrow 4 \text{ caps}$$

$$R_5 = \frac{14.2 * 0.010 * (1 + 0.67) * 1.10}{50 * 10^{-6}} = 5.2\text{K}\Omega$$

$$X = \frac{0.044 * 14.2}{0.134} = 4.66$$

$$Y = \frac{0.044 * 14.2}{0.134 - 0.004 * 2.000 + \frac{14400 * 14.2 * 0.020}{18 * 10400 * 1.1}} = 4.28$$

Since $X > Y$, we choose X , and round up to find we need 5 capacitors for C_{OUT} .




Mechanical Dimensions

16 Lead SOIC

Symbol	Inches		Millimeters		Notes
	Min.	Max.	Min.	Max.	
A	.053	.069	1.35	1.75	
A1	.004	.010	0.10	0.25	
B	.013	.020	0.33	0.51	
C	.008	.010	0.19	0.25	5
D	.386	.394	9.80	10.00	2
E	.150	.158	3.81	4.00	2
e	.050 BSC		1.27 BSC		
H	.228	.244	5.80	6.20	
h	.010	.020	0.25	0.50	
L	.016	.050	0.40	1.27	3
N	16		16		6
α	0°	8°	0°	8°	
ccc	—	.004	—	0.10	

Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. "D" and "E" do not include mold flash. Mold flash or protrusions shall not exceed .010 inch (0.25mm).
3. "L" is the length of terminal for soldering to a substrate.
4. Terminal numbers are shown for reference only.
5. "C" dimension does not include solder finish thickness.
6. Symbol "N" is the maximum number of terminals.



Ordering Information

Product Number	Package
RC5057M	16 pin SOIC

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.