

**TENTATIVE****LCD CONTROLLER DRIVER****S-4562A**

The S-4562A is a 17 or 33 common, 60 segment output character LCD driver with built-in interfaces for serial and 8-bit CPUs. The S-4562A incorporates CGROM, making character display possible. It displays this independently of the CPU through the use of an internal oscillating circuit or clock input. It has a wide variety of command instructions which minimize the load of the CPU. It also features a wide voltage range, low power consumption, and a power save function, making the S-4562A a suitable display for system applications in portable electronics.

### ■ Features

- Display Area
  - 5-dot font
    - 12 columns 4 lines (+ 4 columns ),
    - 24 columns 2 lines (+ 8 columns ),
    - 12 columns 2 lines (+ 4 columns )
  - 6-dot font
    - 10 columns 4 lines (+ 6 columns ),
    - 20 columns 2 lines (+ 12 columns ),
    - 10 columns 2 lines (+ 6 columns )
- Values in parentheses indicate the number of columns outside the display area.
- Icon Display
  - Max. 60 icons
  - Icons can be displayed upper and lower panel.
- Fonts; Both 5-dot font/6-dot font display are possible.
- Interface
  - 8-bit high-speed CPU interface
  - Serial interface
- Driver Output
  - 60 segments
  - 16 common + Icon common: Command Setting
  - 32 common + Icon common: Default
- Character Generator ROM (CGROM)
  - 9600 bits Character font 5 × 7 bits 240 characters
- Character Generator RAM (CGRAM)
  - 8 character × 5 × 8 = 320 bits
- Display Data RAM (DDRAM)
  - 4 lines × 16 characters = 4 × 16 × 8 = 512 bits
  - (4 characters are outside the display area)
- Display Clock
  - Either internal CR oscillating circuit or external clock input is available:
  - CR oscillation: 1/17 duty cycle = 31 kHz,
  - 1/33 duty cycle = 60 kHz
- Duty Cycle
  - 1/17: Command Setting
  - 1/33: Default
- Internal LCD Bias Voltage Generator
  - Internal bias resistor: Command selection for 1/6.7, 1/5, or 1/4 bias
  - External bias resistor: Free setting of 1/2 bias or more
- Interface Command
  - Display Clear, Cursor Home, Display ON/OFF,
  - Display Character Blink, Cursor Shift, Display Shift, Cursor ON/OFF
- Expanded Interface
  - Contrast Adjustment, Smooth Scrolling Control, Icon Control, Icon Blinking, Bias Resistor Selection, Change of Number of Display Columns, Power Save, Only Icon Display, Boosting Frequency Selection
- Internal Booster Circuit: Dual/Triple Booster
- Power Supply voltage range
  - Logic Power: -2.4 V to -5.5 V
  - LCD Drive Power: -2.7 V to -11.0 V
- Low Current Consumption: T.B.D. max
  - Approximately 0 μA (during power save operation)
- Shipment Form: Gold bump bare chip, TCP



■ Block Diagram

1. Block Overview




Figure 1

2. LCD Power Supply Circuit




Figure 2

## ■ INSTRUCTION LIST

## 1. Normal Instructions

Table 1

Command	Code										Functions	Execution Time VDD = 3V
	RS	R/WX	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
****	0	0	0	0	0	0	0	0	0	0		
Display Clear	0	0	0	0	0	0	0	0	0	0	Writes the space code in the entire DDRAM.	OSC 67 Clock
Cursor Home	0	0	0	0	0	0	0	0	1	CH	CH: 1/0 = Cursor Return/Cursor Home	1 $\mu$ sec or less
Entry Mode	0	0	0	0	0	0	0	1	ID	S	ID: 1/0 = Address Counter Increment/Decrement S: 1/0 = Display Shift during DDRAM write	1 $\mu$ sec or less
Display ON/OFF	0	0	0	0	0	0	1	D	C	B	D: 1/0 = Display ON/OFF C: 1/0 = Cursor Display ON/OFF B: 1/0 = Cursor Position Blink ON/OFF	1 $\mu$ sec or less
Cursor Display Shift	0	0	0	0	0	1	SC	RL	-	-	SC: 1/0 = Whole Display Shift/Cursor Shift RL: 1/0 = Cursor, Display Right /Left Shift	1 $\mu$ sec or less
Function Set	0	0	0	0	1	H	N	MS	DT	TC	H: 2 lines 12 columns select N: 2 lines 24 columns /4 lines 12 columns MS: 1/0 = Expanded/Normal Interface DT: 1/0 = 6-dot / 5-dot font TC: 1/0 = Zig-Zag/Normal Common Output	1 $\mu$ sec or less
CGRAM Address	0	0	0	1	CGRAM Address					CGRAM Address Setting		1 $\mu$ sec or less
DDRAM Address	0	0	1	-	DDRAM Address					DDRAM Address Setting		1 $\mu$ sec or less
BUSY Address Read	0	1	BF	Address Counter					BF:BUSY Output Address Counter Setting		1 $\mu$ sec or less	
Data Write	1	0	Write Data					Write Data		1 $\mu$ sec or less		
Data Read	1	1	Data Read					Data Read		1 $\mu$ sec or less		

--:don't care

2. Expanded Instruction list

Table 3

Command	Code										Functions	Execution Time V <sub>DD</sub> = 3V
	RS	R/WX	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
Power Save Setting	0	0	0	0	0	0	-	-	-	PS	PS : 1/0 = Power Save Operation/Normal Display	1 μsec or less
Icon Only Display, Boosting Frequency Selection	0	0	0	0	0	1	-	MD	DC1	DC0	MD: 1/0 = Icon Only Display/Normal Entire Display DC1, DC0: Boosting Frequency Selection	1 μsec or less
Bias Select	0	0	0	1	0	0	-	-	BS1	BS0	BS1 BS0 0 0 1/6.7 Bias 0 1 1/5 Bias 1 0 1/4 Bias 1 1 Bias/External Setting	1 μsec or less
Blink Select	0	0	0	1	0	1	-	-	BK1	BK0	BK1 BK0 0 0 Black Blinking 0 1 White Blinking 1 0 Cursor Blinking 1 1 Black/White Inverse Blinking	1 μsec or less
Smooth Scroll Dot Shift	0	0	1	0	0	0	-	Dot Shift Amount			Dot Shift Amount : Setting and Operation of the Dot Shift Amount in the Smooth Scroll Select lines.	1 μsec or less
Scroll Line Setting	0	0	1	0	0	1	L4	L3	L2	L1	L1: Selects the first line to Smooth Scroll line. L2: Select the second line to the Smooth Scroll line. L3: Select the third line to the Smooth Scroll line. L4: Select the forth line to the Smooth Scroll line.	1 μsec or less
Smooth Scroll Character Shift	0	0	1	0	1	Character Shift Amount				Character Shift Amount: Setting and Operation of the Character Shift Amount in the Smooth Scroll Select lines.	1 μsec or less	
Icon RAM Address Setting	0	0	1	1	0	0	Icon RAM Address				Icon RAM Address Assignment	1 μsec or less
Icon Blinking RAM Address Setting	0	0	1	1	0	1	Icon Blinking RAM Address				Icon Blinking RAM Address Assignment/ Sets the mark to blink.	1 μsec or less
Contrast Adjustment	0	0	1	1	1	0	Contrast Amount				LCD Contrast Adjustment Data Setting	1 μsec or less
Reference Volatage Temperature Coefficient Selection	0	0	1	1	1	1	-	-	-	DV0	DV0 0 - 0.13%/°C, 1.6V 1 + 0.01%/°C, 2.2V	1 μsec or less
Function Set	0	0	0	0	1	H	N	MS	DT	TC	H: 1/0 = 2 lines 12 columns Select/ N Valid N: 1/0 = 2 lines 24 columns /4 lines 12 columns MS: 1/0 = Expanded / Normal Instruction DT : 1/0 = 6-dot font/5-dot font TC : 1/0 = Zig-Zag / Normal Common Output	1 μsec or less
BUSY Address Read	0	1	BF	Address Counter						BF : BUSY Output Address Counter Setting		1 μsec or less
Data Write	1	1	Write Data						Write Data		1 μsec or less	
Data Read	1	1	Read Data						Read Data		1 μsec or less	

-:don't care

IMPORTANT: Commands for the Function Set, BUSY Address Read, Data Write, and Data Read are common to Normal and Expanded Instructions.

## ■ Function Explanation

### 1. Interface

Two interfaces for serial and 8-bit parallel connections, which can be changed by the P/SX terminal, are built in. The CPU interfaces with instruction code and several kinds of data via an instruction decoder and a data holder.

Data is read from memory via the Data Holder. Through the memory's Address Set Command, the contents of the memory are read at one time into the Data Holder, and output through the Read Instruction. Then, the next data is read into the Data Holder.

Parallel interface and serial interface execute all instructions within the ENABLE CYCLE or the CLOCK CYCLE specified according to timing characteristics. Because BUSY is cleared within the CYCLE, the execution of successive instructions is possible without having to confirm BUSY.

#### 1.1 Parallel Interface

Parallel interface is engaged when the P/SX terminal is "H." Connect the P/SX terminal to VDD. The reading of instruction is carried out at the falling edge of ENABLE (E), and the reading of data and of addresses is carried out when ENABLE is "H."




Figure 3

#### 1.2 Serial Interface

Serial interface is engaged when the P/SX terminal is "L." The instruction code is read at the rising edge of Serial Lock (SCLK). Serial data is input in numeric order from DB0 through DB7. The instruction code is the same as that of the parallel data. Connect the P/SX terminal to VSS. Set the R/WX terminal to OPEN.

- P/SX: "L" Serial Interface Operation/Connect it to VSS.
- RS: Write in the "L" Instruction Register  
Write in the "H" Data Register.
- E: "L" Active
- DB0: Serial Data Input Terminal (SDI)
- DB1: Serial Clock Input Terminal (SCLK)
- DB2 to DB7: OPEN
- R/WX: OPEN






Figure 4

• 1 Line 24 Character Display


• No Display Shift



• Display Left Shift




• Display Right Shift




• 2 Line 24 Character Display


• No Display Shift



• Display Left Shift




• Display Right Shift




• 4 Line 12 Character Display


• No Display Shift



• Display Left Shift




• Display Right Shift




• 2 Line 12 Character Display


• No Display Shift



• Display Left Shift



• Display Right Shift




### EXAMPLES OF CONNECTION TO LCD PANEL


#### 1. 2-line 12-character 1/17 duty cycle 17×60 panel

In case of the 2-line 12-character display, common output of chip's right and left side is the same phase.


- Using COM1 to 16



- Using COM17 to 32




Odd numbered commons



Even numbered commons


#### 2. 1-line 24-character 1/33 duty cycle 9×120 panel

- Normal Common Output




#### 3. 2-line 24-character 1/33 duty cycle 17×120 panel

- Normal Common Output



4. 4-line 12-character 1/33 duty cycle 33×60 panel

- Normal Common Output



- Common Right and Left Alternate Output




Figure 5 Connection to the LCD panel



## ■ DC Characteristics

## 1. ELECTRICAL CHARACTERISTICS

Table 3  
(Unless otherwise specified:  $V_{DD} = 0\text{ V}$ ,  $V_{SS} = -5.0 \pm 0.5\text{ V}$ ,  $T_a = -30\text{ to }85\text{ }^\circ\text{C}$ )

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Note
Op. Voltage	$V_{SS}$		- 5.5	-	- 2.4	V	Note1
LCD Drive Voltage	$V_5$	When using an external LCD power supply	- 11.0	-	- 3.5	V	Note2
	$V_1, V_2$		$V_5$	-	$V_{DD}$	V	
	$V_3, V_4$						
High Level Input Voltage	$V_{IH}$	$V_{SS} = -2.4\text{ to }-4.5\text{ V}$	$0.2 \times V_{SS}$	-	$V_{DD}$	V	Note3
		$V_{SS} = -5.0 \pm 0.5\text{ V}$	$0.3 \times V_{SS}$	-	$V_{DD}$		
Low Level Input Voltage	$V_{IL}$	$V_{SS} = -2.4\text{ to }-4.5\text{ V}$	$V_{SS}$	-	$0.8 \times V_{SS}$	V	Note3
		$V_{SS} = -5.0 \pm 0.5\text{ V}$	$V_{SS}$	-	$0.7 \times V_{SS}$		
High Level Output Voltage	$V_{OH1}$	$I_{OH} = -0.5\text{ mA}$ , $V_{SS} = -2.4\text{ to }-4.5\text{ V}$	$0.2 \times V_{SS}$	-	-	V	Note4
		$I_{OH} = -1.0\text{ mA}$	$0.2 \times V_{SS}$	-	-		
	$V_{OH2}$	$I_{OH} = -50\text{ }\mu\text{A}$ , $V_{SS} = -2.4\text{ to }-4.5\text{ V}$	$0.2 \times V_{SS}$	-	-	V	OSC <sub>2</sub>
		$I_{OH} = -120\text{ }\mu\text{A}$	$0.2 \times V_{SS}$	-	-		
Low Level Output Voltage	$V_{OL1}$	$I_{OL} = 0.5\text{ mA}$ , $V_{SS} = -2.4\text{ to }-4.5\text{ V}$	-	-	$0.8 \times V_{SS}$	V	Note4
		$I_{OL} = 1.0\text{ mA}$	-	-	$0.8 \times V_{SS}$		
	$V_{OL2}$	$I_{OL} = 50\text{ }\mu\text{A}$ , $V_{SS} = -2.4\text{ to }-4.5\text{ V}$	-	-	$0.8 \times V_{SS}$	V	OSC <sub>2</sub>
		$I_{OL} = 120\text{ }\mu\text{A}$	-	-	$0.8 \times V_{SS}$		
Input Leak Current	$I_{ILEAK}$	$V_{SS} = -2.4\text{ to }-5.5\text{ V}$	- 1.0	-	1.0	$\mu\text{A}$	Note5
Output Leak Current	$I_{OLEAK}$	$V_{SS} = -2.4\text{ to }-5.5\text{ V}$	- 3.0	-	3.0	$\mu\text{A}$	Note6
LCD Driver ON Resistance	$R_{ON}$	$T_a = 25\text{ }^\circ\text{C}$ , $V_5 = -8.0\text{ V}$ 1/5 Bias	-	3.0	5.0	k $\Omega$	Note7
Current Consumption at Stationary Status	$I_S$		-	0.05	5.0	$\mu\text{A}$	Note8
Current Consumption During Operation	$I_{SS}$	When using an external LCD power During display $V_5 = -8.0\text{ V}$ $R_f = **\text{ }\Omega$	-	T.B.D	T.B.D	$\mu\text{A}$	Note9
Oscillating Frequency	$f_{OSC}$	$R_f = **\text{ M}\Omega$ , $V_{SS} = -3.0\text{ V}$	T.B.D	T.B.D	T.B.D	kHz	Note10
		$R_f = **\text{ M}\Omega$ , $V_{SS} = -5.0\text{ V}$	T.B.D	60	T.B.D		
Wait Time	$t_R$	$f_{osc} = 60\text{ KHz}$	T.B.D	-	-	$\mu\text{s}$	Note11

2. Electrical Characteristics of LCD Power Supply Circuit

**Table 4**  
(Unless otherwise specified, VDD = 0 V, VSS = -2.4 to -5.5V, Ta = -30 to 85 °C)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Note	
Op. Voltage	V <sub>SS</sub>		- 5.5	-	- 2.4	V	Note12	
Boosting Output Voltage	V <sub>S</sub>	Triple Boost: Up to V <sub>SS</sub> = -3.6 V Dual Boost: Up to V <sub>SS</sub> = -5.5V	- 11.0	-		V		
LCD Power Supply Circuit Op. Voltage	V <sub>IH</sub>	1/4 Bias	- 11.0	-	-4.0	V	Note13	
		1/5 Bias	- 11.0	-	-4.5			
		1/6.7 Bias	- 11.0	-	-5.5			
LCD Drive Circuit Op. Voltage	V <sub>LCD</sub>		- 11.0	-	-2.7	V	Note14	
Internal LCD Power Supply Circuit Current Consumption	I <sub>SSL</sub>	V <sub>OUT</sub> = -10.0 V Double Boost V <sub>SS</sub> = -5.0 V V <sub>S</sub> = -8.0 V 1/5 Bias Oscillating Frequency = 60 kHz		T.B.D	T.B.D	μA	Note15	
LCD Driver Current Consumption	I <sub>V<sub>S</sub></sub>	V <sub>S</sub> = -8.0 V 1/5 Bias		T.B.D	T.B.D	μA	Note16	
Standard Voltage	V <sub>REF</sub>	Ta = 25 °C	+ 0.01%/°C	-2.4	-2.2	-2.0	V	Note17
			-0.13%/°C	-1.8	-1.6	-1.4		

3. References

**Table 5** References

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	Note
Input Pin Capacity	C <sub>IN</sub>	Ta = 25 °C	-	5	8	pF	Note 3

Note 1 Sharp variation in the supply voltage or input signal voltage due to strange noises may lead to a malfunction of the IC. Supply stable supply voltage and input signal voltage.

If you change the level of the supply voltage intentionally, a malfunction may occur. NEVER CHANGE the level of the supply voltage.

Note 2 V<sub>DD</sub> ≥ V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, V<sub>4</sub> ≥ V<sub>5</sub>. There is no limitation for determining the voltage level of V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, and V<sub>4</sub>.

Note 3 Pins RS, E, R/WX, P/S, OSC1, FNC1 and FNC2.

Pins DB0 to DB7 during display data write and command input.

Fully swing the levels V<sub>IH</sub> and V<sub>IL</sub> of the input signal within the range of power supply voltage so that the state is V<sub>IH</sub> = V<sub>DD</sub>, V<sub>IL</sub> = V<sub>SS</sub>. When the level of V<sub>IH</sub> and V<sub>IL</sub> is the middle level of the supply voltage, the through current flowing through the input pin and the current consumption may be increased.

Note 4 Pins DB0 to DB7 during read.

Note 5 Pins RS, E, R/WX, P/S, OSC1, FNC1 and FNC2.

Note 6 Pins D0 to D7 during write and high-impedance.

Note 7 ON resistance between LCD drive output pins (SEG1 to SEG60, COM1 to 31, COM1CN1, and 2) and LCD drive bias voltage pins (V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, V<sub>4</sub>). Using the external LCD power supply, measure the resistance at a 0.1-V difference from the LCD drive output pin after applying 1/2 voltage of V<sub>5</sub> to the LCD drive bias voltage pin.

Note 8 Power save state.

Note 9 Shows the current consumption during display including CR oscillation.

It does not include the current consumed by the booster, LCD supply voltage adjustment circuit, voltage regulator, LCD bias resistor when using the external LCD power supply. The LCD drive output pin is no load. The current consumed by the LCD panel and wiring capacitor is not included. Measure it without access from the MPU. The current consumed by the external LCD power supply and external bias resistor and other is not included.

- Note 10 For a 2-line x 12-column display, set the oscillating frequency to 31 kHz when  $R_f = **k\Omega$ . Refer to the graph showing the oscillating frequency vs  $R_f$  dependency.
- Note 11 Shows the wait time from when the power voltage rises to 80% of the specified voltage to when the command input is available. This is applicable when  $f_{osc} = 60$  kHz and is proportional to the reciprocal of  $f_{osc}$ .
- Note 12 The operating voltage range of the booster.
- Note 13 Shows the operating voltage range of the LCD voltage adjustment circuit, voltage follower, and LCD bias resistor. The operating voltage range differs depending upon each bias setting value. To adjust  $V_5$  with the LCD voltage adjustment circuit, it is necessary to set the voltage within the bias voltage.
- Note 14 The operating voltage range of the LCD driver after the voltage follower functions. Also, it shows the voltage range of  $V_1$  to  $V_5$  supplied from the external LCD power supply circuit.
- Note 15 Shows the value of the current consumed by the booster, LCD voltage adjustment circuit, voltage follower, LCD bias resistor. It does not include the value  $IRREG = V_5/(R_1 + R_2 + R_3)$  of the current flowing through external resistors  $R_1$ ,  $R_2$ , and  $R_3$ . Current consumption of the IC during display is  $ISSL + IDD1 + IRREG$ .
- Note 16 Shows the value of the current consumed by the voltage follower and LCD driver.  
The built-in circuit uses the external power supply to generate the bias voltage when the booster and LCD power supply voltage adjustment circuits stop.  
Current consumption of the IC during display is  $IVF + IDD1$ .  
When using the external power supply, stop the built-in LCD power supply circuit. Shorting of the internal and external power supply can damage the IC.
- Note 17 The reference voltage differs depending upon the reference voltage temperature coefficient selected with the corresponding command.  $V_{DD} = 0V$

■ PIN DESCRIPTION

1. Logic Circuit Power Supply Pins

Table 1 Logic Circuit Power Supply Pins

Pin No.	Pin Name	Description
4, 28	VSS	Negative power supply: Usually connected to -3 or -5 V.
1, 49	VDD	Positive power supply: Usually connected to 0 V.

2. Control Pins

Table 2 Control Pins

Pin No.	Pin Name	Description
18	P/SX	Parallel/serial interface select •P/SX="H": 8-bit parallel interface •P/SX="L": Serial interface
15 14 12 11 9 8 6 5	DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7	•P/SX="H": 8-bit configuration data bus connection 3-state input/output configuration •P/SX="L": Serial interface connection DB0: Serial data input DB1: Serial clock input DB2 to DB7: Open
17	R/WX	•P/SX="H": Read/write signal input R/WX="H": Read R/WX="L": Write •P/SX="L": Open
20	RS	Register select •P/SX="H": RS="L": Write instruction register Read address counter Read busy flag RS="H": Read, write data register •P/SX="L": RS="L": Write instruction register RS="H": Write data register
21	E	•P/SX="H": Enable clock signal input The reading of instruction is carried out at the falling edge of "E", and the reading of data and of addresses is carried out when "E" is "H". •P/SX="L": Chip-select input Active "L"

3. CR Oscillation Pins

Table 3 CR Oscillation Pins

Pin No.	Pin Name	Description
2	OSC2	CR oscillating circuit output. Connects oscillation resistor Rf.
3	OSC1	CR oscillating circuit input. Connects oscillation resistor Rf.

## 4. LCD Drive Voltage Pins

Table 4 LCD Drive Voltage Pins

Pin No.	Pin Name	Description																				
26	FNC2	LCD power supply circuit operation control pin 2. Connected to VDD or VSS only.																				
27	FNC1	LCD power supply circuit operation control pin 1. Connected to VDD or VSS only.																				
31	VOUT	Boosting voltage output																				
34	C2 -	2nd-step boosting capacitor negative connection																				
38	C2 +	2nd-step boosting capacitor positive connection																				
39	C1 -	1st-step boosting capacitor negative connection																				
40	C1 +	1st-step boosting capacitor positive connection																				
42	VCNT	LCD power supply voltage control																				
48	V1	LCD drive bias voltage <ul style="list-style-type: none"> <li>Outputs LCD drive bias voltage when using a built-in LCD power supply circuit.</li> </ul> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th></th> <th>1/4 bias</th> <th>1/5 bias</th> <th>1/6.7 bias</th> </tr> </thead> <tbody> <tr> <td>V1</td> <td>1/4 × V5</td> <td>1/5 × V5</td> <td>1/6.7 × V5</td> </tr> <tr> <td>V2</td> <td>2/4 × V5</td> <td>2/5 × V5</td> <td>2/6.7 × V5</td> </tr> <tr> <td>V3</td> <td>3/4 × V5</td> <td>3/5 × V5</td> <td>4.7/6.7 × V5</td> </tr> <tr> <td>V4</td> <td>3/4 × V5</td> <td>4/5 × V5</td> <td>5.7/6.7 × V5</td> </tr> </tbody> </table>		1/4 bias	1/5 bias	1/6.7 bias	V1	1/4 × V5	1/5 × V5	1/6.7 × V5	V2	2/4 × V5	2/5 × V5	2/6.7 × V5	V3	3/4 × V5	3/5 × V5	4.7/6.7 × V5	V4	3/4 × V5	4/5 × V5	5.7/6.7 × V5
	1/4 bias		1/5 bias	1/6.7 bias																		
V1	1/4 × V5		1/5 × V5	1/6.7 × V5																		
V2	2/4 × V5		2/5 × V5	2/6.7 × V5																		
V3	3/4 × V5		3/5 × V5	4.7/6.7 × V5																		
V4	3/4 × V5		4/5 × V5	5.7/6.7 × V5																		
47	V2																					
46	V3																					
45	V4																					
44	V5	<ul style="list-style-type: none"> <li>Inputs LCD drive bias voltage when using an external LCD power supply circuit. V<sub>DD</sub> ≥ V1, V2, V3, V4 ≥ V5, V<sub>SS</sub> ≥ V5</li> </ul>																				

## 5. Driver Output Pins

Table 5 Driver Output Pins

Pin No.	Pin Name	Description
70 to 129	SEG1 to SEG 60	Segment drive output
52 to 67	COM1 to COM32	Common drive output
51 132	COMICN1 COMICN2	Icon common drive output: COMICN1 and COMICN2 output the same phase waveform.

## 6. Other Pins


Table 6 Other Pins

Pin No.	Pin Name	Description
7, 10, 13, 16, 19 29, 30, 32, 33 35~37, 50, 68 69, 130, 131	Dummy	Dummy: Insulated from the inside of the IC.
22	TEST4	IC delivery test. Cannot be wired to the outside. Open when in use.
25	TEST0	
24	TEST1	
23	TEST2	
41	TEST3	
43	TEST5	


■ PAD ASSIGNMENT

VDD	□ 1	148	■	
OSC2	□ 2	147	□	COM17
OSC1	□ 3	146	□	COM18
VSS	□ 4	145	□	COM19
DB7	□ 5	.	.	.
DB6	□ 6	.	.	.
	■ 7	.	.	.
DB5	□ 8	.	.	.
DB4	□ 9	132	□	COM32
	■ 10	131	□	COMICN2
DB3	□ 11	130	■	.
DB2	□ 12	129	□	SEG60
	■ 13	.	.	.
DB1	□ 14	.	.	.
DB0	□ 15	.	.	.
	■ 16	.	.	.
RWX	□ 17	.	.	.
P/SX	□ 18	.	.	.
	■ 19	.	.	.
RS	□ 20	.	.	.
E	□ 21	.	.	.
TEST4	□ 22	.	.	.
TEST2	□ 23	.	.	.
TEST1	□ 24	.	.	.
TEST0	□ 25	.	.	.
FNC2	□ 26	.	.	.
FNC1	□ 27	.	.	.
VSS	□ 28	.	.	.
	■ 29	.	.	.
	■ 30	.	.	.
VOUT	□ 31	.	.	.
	■ 32	.	.	.
	■ 33	.	.	.
	■ 34	.	.	.
C2-	□ 35	.	.	.
	■ 36	.	.	.
	■ 37	.	.	.
C2+	□ 38	70	□	SEG1
C1-	□ 39	69	■	.
C1+	□ 40	68	□	COM16
TEST3	□ 41	67	□	COM15
VCNT	□ 42	.	.	.
TEST5	□ 43	.	.	.
V5	□ 44	.	.	.
V4	□ 45	.	.	.
V3	□ 46	53	□	COM1
V2	□ 47	52	□	COMICN1
V1	□ 48	51	■	.
VDD	□ 49	50	■	.


Control Pins  
↑  
↓



Chip Identification Marks



(The identification marks are larger than the actual scaling)



(The identification marks are made of Al patterns)

- Chip size 10.24 x 2.3mm
- Pad pitch
  - Segment driver 100μm
  - Common driver 100μm
  - Control pad 200μm
- Gold bump size
  - Driver 94 x 70μm
  - Input pin 94 x 110μm
- Gold bump height 22 ± 7μm
- Chip thickness 400 ± 30μm

\* Dummy ■