


# SN64BCT126A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCBS051C – AUGUST 1990 – REVISED JULY 1998

- State-of-the-Art BiCMOS Design Significantly Reduces  $I_{CCZ}$
- 3-State Outputs Drive Bus Lines or Buffer-Memory Address Registers
- ESD Protection Exceeds 2000 V Per MIL-STD-883 Method 3015
- High-Impedance State During Power Up and Power Down
- Package Options Include Plastic Small-Outline (D) and Standard Plastic 300-mil DIPs (N)

D OR N PACKAGE  
(TOP VIEW)



## description


The SN64BCT126A bus buffer features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

The SN64BCT126A is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  and  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE  
(each buffer)


INPUTS		OUTPUT
OE	A	Y
H	H	H
H	L	L
L	X	Z

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# SN64BCT126A

## QUADRUPLE BUS BUFFER GATE

### WITH 3-STATE OUTPUTS

SCBS051C – AUGUST 1990 – REVISED JULY 1998

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Voltage range applied to any output in the high state, $V_O$ .....	-0.5 V to $V_{CC}$
Current into any output in the low state, $I_O$ .....	128 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package .....	127°C/W
N package .....	78°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative voltage rating may be exceeded if the input clamp current rating is observed.  
 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

#### recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
$V_{CC}$ Supply voltage	4.5	5	5.5	V
$V_{IH}$ High-level input voltage	2			V
$V_{IL}$ Low-level input voltage			0.8	V
$I_{IK}$ Input clamp current			-18	mA
$I_{OH}$ High-level output current			-15	mA
$I_{OL}$ Low-level output current			64	mA
$T_A$ Operating free-air temperature	-40		85	°C

NOTE 3: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**SN64BCT126A**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**

SCBS051C – AUGUST 1990 – REVISED JULY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ ,	$I_I = -18\text{ mA}$			-1.2	V
$V_{OH}$	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -3\text{ mA}$	2.4	3.3		V
		$I_{OH} = -15\text{ mA}$	2	3.1		
$V_{OL}$	$V_{CC} = 4.5\text{ V}$ ,	$I_{OH} = 64\text{ mA}$		0.42	0.55	V
$I_{OZH}$	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 2.7\text{ V}$			50	$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 0.5\text{ V}$			-50	$\mu\text{A}$
$I_{OZ}$	$V_{CC} = 0\text{ to }1.3\text{ V}$ (power up)	$V_O = 2.7\text{ V or }0.5\text{ V}$ , OE at 2 V			$\pm 50$	$\mu\text{A}$
	$V_{CC} = 1.3\text{ V to }0$ (power down)				$\pm 50$	
$I_I$	$V_{CC} = 0$ ,	$V_I = 7\text{ V}$			0.1	mA
$I_{IH}$	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 2.7\text{ V}$			25	$\mu\text{A}$
$I_{IL}$	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 0.5\text{ V}$			-20	$\mu\text{A}$
$I_{OS}^\ddagger$	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 0$	-100		-225	mA
$I_{CCL}$	$V_{CC} = 5.5\text{ V}$			35	51	mA
$I_{CCH}$	$V_{CC} = 5.5\text{ V}$			21	33	mA
$I_{CCZ}$	$V_{CC} = 5.5\text{ V}$			5	10	mA
$C_i$	$V_{CC} = 5\text{ V}$ ,	$V_I = 2.5\text{ V or }0.5\text{ V}$		4		pF
$C_o$	$V_{CC} = 5\text{ V}$ ,	$V_O = 2.5\text{ V or }0.5\text{ V}$		9		pF

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$ , $C_L = 50\text{ pF}$ , $R_1 = 500\ \Omega$ , $R_2 = 500\ \Omega$ , $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V to }5.5\text{ V}$ $C_L = 50\text{ pF}$ , $R_1 = 500\ \Omega$ , $R_2 = 500\ \Omega$				UNIT
						$T_A = -40^\circ\text{C to }85^\circ\text{C}$		$T_A = 0^\circ\text{C to }70^\circ\text{C}$		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	Y	1.5	3.6	4.9	1.5	6.3	1.5	6.3	ns
$t_{PHL}$			2.7	5.3	6.9	2.7	7.7	2.7	7.4	
$t_{PZH}$	OE	Y	2.6	4.8	6.4	2.6	7.9	2.6	7.9	ns
$t_{PZL}$			3.7	6.4	8.3	3.7	10.5	3.7	10	
$t_{PHZ}$	OE	Y	3.2	6.6	8.2	3.2	10	3.2	10	ns
$t_{PLZ}$			3.4	6.5	8	3.4	12.3	3.4	10.7	


# SN64BCT126A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCBS051C – AUGUST 1990 – REVISED JULY 1998





## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE AND OPEN-COLLECTOR OUTPUTS



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS



- NOTES: A.  $C_L$  includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $t_r = t_f \leq 2.5$  ns, duty cycle = 50%.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.
- E. When measuring propagation delay times of 3-state outputs, switch S1 is open.

Figure 1. Load Circuits and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

**CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.**

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.