

SLLS872G-JANUARY 2008-REVISED APRIL 2009

# 70-V Fault-Protected RS-485 Transceivers With Extended Common-Mode Range

#### **FEATURES**

- Bus-Pin Fault Protection to > ±70 V
- Common-Mode Voltage Range (-20 V to 25 V)
   More Than Doubles TIA/EIA 485 Requirement
- Bus I/O Protection
  - ±16 kV JEDEC HBM Protection
- Reduced Unit Load for Up to 256 Nodes
- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions

- Low Power Consumption
  - Low Standby Supply Current, 1 μA Typ
  - I<sub>CC</sub> 5 mA Quiescent During Operation
- Power-Up, Power-Down Glitch-Free Operation


#### **APPLICATIONS**

Designed for RS-485 and RS-422 Networks

#### DESCRIPTION

These devices are designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. They are also robust to ESD events, with high levels of protection to human-body model specifications.

These devices combine a differential driver and a differential receiver, which operate from a single power supply. In the 'HVD1785, 'HVD1786, and 'HVD1787, the driver differential outputs and the receiver differential inputs are connected internally to form a bus port suitable for half-duplex (two-wire bus) communication. In the 'HVD1791, the driver differential outputs and the receiver differential inputs are separate pins, to form a bus port suitable for full-duplex (four-wire bus) communication. These ports feature a wide common-mode voltage range, making the devices suitable for multipoint applications over long cable runs. These devices are characterized from –40°C to 105°C.



#### PRODUCT SELECTION GUIDE

| PART NUMBER | DUPLEX | SIGNALING RATE | NODES     | CABLE LENGTH |
|-------------|--------|----------------|-----------|--------------|
| SN65HVD1785 | Half   | 115 kbps       | Up to 256 | 1500 m       |
| SN65HVD1786 | Half   | 1 Mbps         | Up to 256 | 150 m        |
| SN65HVD1787 | Half   | 10 Mbps        | Up to 64  | 50 m         |
| SN65HVD1791 | Full   | 115 kbps       | Up to 256 | 1500 m       |
| SN65HVD1792 | Full   | 1 Mbps         | Up to 256 | 150 m        |
| SN65HVD1793 | Full   | 10 Mbps        | Up to 64  | 50 m         |

For similar features with 3.3 V supply operation, see the SN65HVD1781 (SLLS877).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


#### SN65HVD1785, 1786, 1787 D or P Package (Top View)



Logic Diagram (Positive Logic)




#### SN65HVD1791, 1792, 1793 D Package (Top View)



NC - No internal connection Pins 6 and 7 are connected together internally.

Pins 13 and 14 are connected together internally.

#### Logic Diagram (Positive Logic)



#### **DEVICE INFORMATION**

## **DRIVER FUNCTION TABLE**

| Input | Enable | Outputs |   |                                    |
|-------|--------|---------|---|------------------------------------|
| D     | DE     | Α       | В |                                    |
| Н     | Н      | Н       | L | Actively drive bus high            |
| L     | Н      | L       | Н | Actively drive bus low             |
| Х     | L      | Z       | Z | Driver disabled                    |
| Х     | OPEN   | Z       | Z | Driver disabled by default         |
| OPEN  | Н      | H L     |   | Actively drive bus high by default |

#### RECEIVER FUNCTION TABLE

| Differential Input                 | Enable | Output |                              |
|------------------------------------|--------|--------|------------------------------|
| $V_{ID} = V_A - V_B$               | RE     | R      |                              |
| V <sub>IT+</sub> < V <sub>ID</sub> | L      | Н      | Receive valid bus high       |
| $V_{IT-} < V_{ID} < V_{IT+}$       | L      | ?      | Indeterminate bus state      |
| V <sub>ID</sub> < V <sub>IT</sub>  | L      | L      | Receive valid bus low        |
| X                                  | Н      | Z      | Receiver disabled            |
| X                                  | OPEN   | Z      | Receiver disabled by default |
| Open-circuit bus                   | L      | Н      | Fail-safe high output        |
| Short-circuit bus                  | L      | Н      | Fail-safe high output        |
| Idle (terminated) bus              | L      | Н      | Fail-safe high output        |



## **ABSOLUTE MAXIMUM RATINGS**(1)

|          |   | VALUE                         | UNIT |
|----------|---|-------------------------------|------|
| $V_{CC}$ | Supply voltage  | –0.5 to 7                     | V    |
|          | Voltage range at A and B inputs   | -70 to 70                     | V    |
|          | Input voltage range at any logic pin  | -0.3 to V <sub>CC</sub> + 0.3 | V    |
|          | Voltage input range, transient pulse, A and B, through 100 $\Omega$           | -100 to 100                   | V    |
|          | Receiver output current   | -24 to 24                     | mA   |
| $T_{J}$  | Junction temperature  | 170                           | °C   |
|          | Continuous total power dissipation  | See Dissipation Rating Table  |      |
|          | IEC 60749-26 ESD (human-body model), bus terminals and GND                    | ±16                           | kV   |
|          | JEDEC Standard 22, Test Method A114 (human-body model), bus terminals and GND | ±16                           | kV   |
|          | JEDEC Standard 22, Test Method A114 (human-body model), all pins              | ±4                            | kV   |
|          | JEDEC Standard 22, Test Method C101 (charged-device model), all pins          | ±2                            | kV   |
|          | JEDEC Standard 22, Test Method A115 (machine model), all pins                 | ±400                          | V    |

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **PACKAGE DISSIPATION RATINGS**

| PACKAGE         | JEDEC THERMAL<br>MODEL | T <sub>A</sub> < 25°C<br>RATING | DERATING FACTOR<br>ABOVE T <sub>A</sub> = 25°C | T <sub>A</sub> = 85°C<br>RATING | T <sub>A</sub> = 105°C<br>RATING |
|-----------------|------------------------|---------------------------------|--|---------------------------------|----------------------------------|
| COIC (D) 9 min  | High-K                 | 905 mW                          | 7.25 mW/°C                                     | 470 mW                          | 325 mW                           |
| SOIC (D) 8-pin  | Low-K                  | 516 mW                          | 4.1 mW/°C                                      | 268 mW                          | 186 mW                           |
| COIC (D) 14 nin | High-K                 | 1315 mW                         | 10.5 mW/°C                                     | 684 mW                          | 474 mW                           |
| SOIC (D) 14-pin | Low-K                  | 744 mW                          | 6 mW/°C  | 387 mW                          | 268 mW                           |
| DDID (D) 0 nin  | High-K                 | 2119 mW                         | 16.9 mW/°C                                     | 1100 mW                         | 763 mW                           |
| PDIP (P) 8-pin  | Low-K                  | 976 mW                          | 7.8 mW/°C                                      | 508 mW                          | 352 mW                           |

#### RECOMMENDED OPERATING CONDITIONS

|                   |  |                                  | MIN | NOM | MAX             | UNIT      |  |
|-------------------|--|----------------------------------|-----|-----|-----------------|-----------|--|
| V <sub>CC</sub>   | Supply voltage   |                                  | 4.5 | 5   | 5.5             | V         |  |
| VI                | Input voltage at any bus terminal (separately                                    | y or common mode) <sup>(1)</sup> | -20 |     | 25              | V         |  |
| $V_{IH}$          | High-level input voltage (driver, driver enable                                  | e, and receiver enable inputs)   | 2   |     | V <sub>CC</sub> | V         |  |
| $V_{IL}$          | Low-level input voltage (driver, driver enable                                   | e, and receiver enable inputs)   | 0   |     | 8.0             | V         |  |
| $V_{ID}$          | Differential input voltage   |                                  | -25 |     | 25              | V         |  |
|                   | Output current, driver   |                                  | -60 |     | 60              | mA        |  |
| IO                | Output current, receiver   | -8                               |     | 8   | mA              |           |  |
| $R_L$             | Differential load resistance   | 54                               | 60  |     | Ω               |           |  |
| $C_L$             | Differential load capacitance  |                                  |     | 50  |                 | pF        |  |
|                   |  | HVD1785, HVD1791                 |     |     | 115             | kbps      |  |
| 1/t <sub>UI</sub> | Signaling rate   | HVD1786, HVD1792                 |     |     | 1               | Mhma      |  |
|                   |  | HVD1787, HVD1793                 |     |     | 10              | Mbps<br>0 |  |
| T <sub>A</sub>    | Operating free-air temperature (see application section for thermal information) |                                  | -40 |     | 105             | °C        |  |
| $T_{J}$           | Junction temperature   |                                  | -40 |     | 150             | °C        |  |

<sup>(1)</sup> By convention, the least positive (most negative) limit is designated as minimum in this data sheet.



## **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

|                     | PARAMETER  | TEST CONDITIONS  |  |                       | MIN                      | TYP                | MAX | UNIT |
|---------------------|--|--|--|-----------------------|--------------------------|--------------------|-----|------|
|                     |  | RS-485 with  | T <sub>A</sub> ≤ 85°   | С                     | 1.5                      |                    |     |      |
| V <sub>OD</sub>     | Driver differential output voltage magnitude                                     | common-mode load,<br>$V_{CC} > 4.75 \text{ V}$ , see<br>Figure 1 | T <sub>A</sub> ≤ 105°C   |                       | 1.4                      |                    |     | V    |
|                     |  | $R_L = 54 \Omega, 4.75 V \le V$                                  | <sub>CC</sub> ≤ 5.25   | V                     | 1.5                      | 2                  |     |      |
|                     |  | $R_L = 100 \Omega, 4.75 V \le V$                                 | V <sub>CC</sub> ≤ 5.25   | 5 V                   | 2                        | 2.5                |     |      |
| $\Delta  V_{OD} $   | Change in magnitude of driver differential output voltage                        | R <sub>L</sub> = 54 Ω  |  |                       | -0.2                     | 0                  | 0.2 | V    |
| $V_{OC(SS)}$        | Steady-state common-mode output voltage  |  |  |                       | 1                        | V <sub>CC</sub> /2 | 3   | V    |
| ΔV <sub>OC</sub>    | Change in differential driver output common-mode voltage                         |  |  |                       | -100                     | 0                  | 100 | mV   |
| V <sub>OC(PP)</sub> | Peak-to-peak driver common-mode output voltage                                   | Center of two 27-Ω loa<br>Figure 2                               | ad resistor  | s, See                |                          | 500                |     | mV   |
| C <sub>OD</sub>     | Differential output capacitance  |  |  |                       |                          | 23                 |     | pF   |
| V <sub>IT+</sub>    | Positive-going receiver differential input voltage threshold                     |  |  |                       |                          | -100               | -10 | mV   |
| V <sub>IT</sub>     | Negative-going receiver differential input voltage threshold                     | $V_{CM} = -20 \text{ V to } 25 \text{ V}$                        |  |                       | -200                     | -150               |     | mV   |
| V <sub>HYS</sub>    | Receiver differential input voltage threshold hysteresis ( $V_{IT+} - V_{IT-}$ ) |  |  |                       | 30                       | 50                 |     | mV   |
| V <sub>OH</sub>     | Receiver high-level output voltage   | $I_{OH} = -8 \text{ mA}$   |  | 2.4                   | V <sub>CC</sub><br>- 0.3 |                    | V   |      |
|                     |  | $I_{OH} = -400  \mu A$   |  |                       |                          |                    |     |      |
| V <sub>OL</sub>     | Receiver low-level output voltage  | I <sub>OL</sub> = 8 mA   | T <sub>A</sub> ≤ 85°   |                       |                          | 0.2                | 0.4 | V    |
| - OL                | ·  | OL SIIII   | T <sub>A</sub> ≤ 105°C   |                       |                          | 0.2                | 0.5 | ļ    |
| II                  | Driver input, driver enable, and receiver enable input current                   |  |  | -100                  |                          | 100                | μΑ  |      |
| l <sub>OZ</sub>     | Receiver output high-impedance current   | $V_O = 0 \text{ V or } V_{CC}, \overline{RE}$ a                  | at V <sub>CC</sub>   |                       | -1                       |                    | 1   | μΑ   |
| Ios                 | Driver short-circuit output current  |  | 1  | 1                     | -250                     |                    | 250 | mA   |
|                     |  |  | 85, 86,  | V <sub>I</sub> = 12 V |                          | 75                 | 125 |      |
| I                   | Bus input current (disabled driver)  | $V_{CC} = 4.5 \text{ to } 5.5 \text{ V or}$                      | 91, 92   | $V_I = -7 \text{ V}$  | -100                     | -40                |     | μΑ   |
|                     |  | $V_{CC} = 0 \text{ V}, \text{ DE at } 0 \text{ V}$               | 87, 93   | V <sub>I</sub> = 12 V | 400                      |                    | 500 |      |
|                     |  | Driver and receiver enabled                                      | $V_{l} = -7 V$ DE = $V_{CC}$ ,  RE = GND,  no load   |                       | -400                     | 4                  | 6   |      |
|                     |  | Driver enabled, receiver disabled                                | $\begin{aligned} \text{DE} &= \text{V}_{\text{CC}}, \\ \text{RE} &= \text{V}_{\text{CC}}, \\ \text{no load} \end{aligned}$ |                       |                          | 3                  | 5   | mA   |
| I <sub>cc</sub>     | Supply current (quiescent)   | Driver disabled, receiver enabled                                | DE = GND,<br>RE = GND,<br>no load  |                       |                          | 2                  | 4   |      |
|                     |  | Driver and receiver disabled                                     | DE = GND,<br>D = open<br>RE = V <sub>CC</sub> ,<br>no load   |                       |                          | 0.5                | 5   | μΑ   |
|                     | Supply current (dynamic)   | See TYPICAL CHARA  | ACTERIST   | ICS section           |                          |                    |     |      |



## **SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

| PARAMETER                                 |   | TEST CO                                     | TEST CONDITIONS                                  |     |     | MAX | UNIT |
|---|---|---|--|-----|-----|-----|------|
| DRIVER (HVD                               | 01785 AND HVD1791)  |   |  |     |     |     |      |
| t <sub>r</sub> , t <sub>f</sub>           | Driver differential output rise/fall time                                   |   |  | 0.4 | 1.7 | 2.6 | μs   |
| t <sub>PHL</sub> , t <sub>PLH</sub>       | Driver propagation delay  | R <sub>1</sub> = 54 O C <sub>1</sub> = 50 t | $R_L = 54 \Omega$ , $C_L = 50 pF$ , See Figure 3 |     |     | 2   | μs   |
| t <sub>SK(P)</sub>                        | Driver differential output pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub> | 11 - 04 12, 00 - 00                         | or, occirigate o                                 |     | 20  | 250 | ns   |
| t <sub>PHZ</sub> , t <sub>PLZ</sub>       | Driver disable time   |   |  |     | 0.1 | 5   | μs   |
|   | Duit on analyle time  | Receiver enabled                            | See Figure 4 and Figure 5                        |     | 0.2 | 3   |      |
| t <sub>PZH</sub> , t <sub>PZL</sub>       | Driver enable time  | Receiver disabled                           | rigulo o   |     | 3   | 12  | μs   |
| DRIVER (HV                                | 01786 AND HVD1792)  |   |  |     |     |     |      |
| t <sub>r</sub> , t <sub>f</sub>           | Driver differential output rise/fall time                                   |   |  | 50  |     | 300 | ns   |
| t <sub>PHL</sub> , t <sub>PLH</sub>       | Driver propagation delay  | $R_L = 54 \Omega, C_L = 50$                 | nF See Figure 3                                  |     |     | 200 | ns   |
| t <sub>SK(P)</sub>                        | Driver differential output pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub> | 11( = 04 12, 0( = 00                        | pr, occ rigure o                                 |     |     | 25  | ns   |
| t <sub>PHZ</sub> , t <sub>PLZ</sub>       | Driver disable time   |   |  |     |     | 3   | μs   |
|   |   | Receiver enabled                            | See Figure 4 and Figure 5                        |     |     | 300 | ns   |
| t <sub>PZH</sub> , t <sub>PZL</sub>       | Driver enable time  | Receiver disabled                           | - I iguic o                                      |     |     | 10  | μs   |
|   |   | Receiver enabled                            | V <sub>CM</sub> > V <sub>CC</sub>                |     | 500 |     | ns   |
| DRIVER (HV                                | 01787 AND HVD1793)  |   |  |     |     |     |      |
| t <sub>r</sub> , t <sub>f</sub>           | Driver differential output rise/fall time                                   |   |  | 3   |     | 30  | ns   |
| t <sub>PHL</sub> , t <sub>PLH</sub>       | Driver propagation delay  | $R_L = 54 \Omega, C_L = 50$                 | oF See Figure 3                                  |     |     | 50  | ns   |
| t <sub>SK(P)</sub>                        | Driver differential output pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub> |   | or, coorigate o                                  |     |     | 10  | ns   |
| t <sub>PHZ</sub> , t <sub>PLZ</sub>       | Driver disable time   |   |  |     |     | 3   | μs   |
|   |   | Receiver enabled                            | See Figure 4 and Figure 5                        |     |     | 300 | ns   |
| $t_{PZH}, t_{PZL}$                        | Driver enable time  | Receiver disabled                           | - I iguic o                                      |     |     | 9   | μs   |
|   |   | Receiver enabled                            | V <sub>CM</sub> > V <sub>CC</sub>                |     | 500 |     | ns   |
| RECEIVER (A                               | ALL DEVICES UNLESS OTHERWISE NOT  | ED)   |  |     |     |     |      |
| t <sub>r</sub> , t <sub>f</sub>           | Receiver output rise/fall time  |   |  |     | 4   | 15  | ns   |
|   | Desciver properties delegation -  |   | 85, 86, 91, 92                                   |     | 100 | 200 | 20   |
| t <sub>PHL</sub> , t <sub>PLH</sub>       | Receiver propagation delay time   | C <sub>L</sub> = 15 pF,<br>See Figure 6     | 87, 93   |     |     | 70  | ns   |
|   | Receiver output pulse skew,   | Joo rigulo o                                | 85, 86, 91, 92                                   |     | 6   | 20  | 20   |
| t <sub>SK(P)</sub>                        | t <sub>PHL</sub> - t <sub>PLH</sub>   |   | 87, 93   |     |     | 5   | ns   |
| t <sub>PLZ</sub> , t <sub>PHZ</sub>       | Receiver disable time   | Driver enabled, See                         | Figure 7   |     | 15  | 100 | ns   |
| t <sub>PZL(1)</sub> , t <sub>PZH(1)</sub> | Pagaivar angles tima  | Driver enabled, See                         | Driver enabled, See Figure 7                     |     | 80  | 300 | ns   |
| $t_{PZL(2)}$ , $t_{PZH(2)}$               | Receiver enable time  | Driver disabled, See                        | Driver disabled, See Figure 8                    |     |     | 9   | μs   |

# TEXAS INSTRUMENTS

#### THERMAL INFORMATION

| PARAMETER  |         | TEST CONDITIONS  | VALUE | UNIT |
|--|---------|--|-------|------|
|  | SOIC-8  | JEDEC high-K model   | 138   |      |
|  | 3010-6  | JEDEC low-K model  | 242   |      |
| R <sub>AIA</sub> Junction-to-ambient thermal resistance (no airflow) | DIP-8   | JEDEC high-K model   | 59    | °C/W |
| R <sub>θJA</sub> Junction-to-ambient thermal resistance (no airflow) | DIP-6   | JEDEC low-K model  | 128   | C/VV |
|  | SOIC-14 | JEDEC high-K model   | 95    |      |
|  | 3010-14 | JEDEC low-K model  | 168   |      |
|  | SOIC-8  |  | 62    |      |
| R <sub>0JB</sub> Junction-to-board thermal resistance                | DIP-8   |  | 39    | °C/W |
|  | SOIC-14 |  | 40    |      |
|  | SOIC-8  |  | 61    |      |
| R <sub>0JC</sub> Junction-to-case thermal resistance                 | DIP-8   |  | 61    | °C/W |
|  | SOIC-14 |  | 44    |      |
|  | 85, 91  | $\begin{array}{l} V_{CC} = 5.5 \text{ V, T}_J = 150^{\circ}\text{C, R}_L = 300 \ \Omega, \\ C_L = 50 \text{ pF (driver), C}_L = 15 \text{ pF (receiver)} \\ \text{5-V supply, unterminated}^{(1)} \end{array}$ | 290   |      |
|  | 85, 91  | $V_{CC} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, R_L = 100 \Omega,$   |       |      |
| P <sub>D</sub> Power dissipation                                     | 86      | $C_L = 50 \text{ pF (driver)}, C_L = 15 \text{ pF (receiver)}$<br>5-V supply, RS-422 load <sup>(1)</sup>   | 320   | mW   |
| . b . ener dissipation   | 87      | · · · · · · · · · · · · · · · · · ·  |       |      |
|  | 85, 91  | $V_{CC} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, R_L = 54 \Omega,$  | 400   |      |
|  | 86      | C <sub>L</sub> = 50 pF (driver), C <sub>L</sub> = 15 pF (receiver)<br>5-V supply, RS-485 load <sup>(1)</sup>   |       |      |
|  | 87      |  |       |      |
| T <sub>SD</sub> Thermal-shutdown junction temperature                | •       |  | 170   | °C   |

<sup>(1)</sup> Driver and receiver enabled, 50% duty cycle square-wave signal at signaling rate: HVD1785, 1791 at 115 kbps, HVD1786 at 1 Mbps, HVD1787 at 10 Mbps)

## PARAMETER MEASUREMENT INFORMATION

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50 Ω.




Figure 1. Measurement of Driver Differential Output Voltage With Common-Mode Load




Figure 2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load



## PARAMETER MEASUREMENT INFORMATION (continued)






Figure 3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 4. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load




NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.

Figure 5. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load

SLLS872G-JANUARY 2008-REVISED APRIL 2009

## PARAMETER MEASUREMENT INFORMATION (continued)






Figure 6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays




Figure 7. Measurement of Receiver Enable/Disable Times With Driver Enabled

S0306-01



## PARAMETER MEASUREMENT INFORMATION (continued)






Figure 8. Measurement of Receiver Enable Times With Driver Disabled

SLLS872G-JANUARY 2008-REVISED APRIL 2009



## **TYPICAL CHARACTERISTICS**








## **TYPICAL CHARACTERISTICS (continued)**

## **DIFFERENTIAL OUTPUT VOLTAGE**





## **ADDITIONAL OPTIONS**

The SN65HVD17xx family also has options for J1708 applications, for always-enabled full-duplex versions (industry-standard SN65LBC179 footprint) and for inverting-polarity versions, which allow users to correct a reversal of the bus wires without re-wiring. Contact your local Texas Instruments representative for information on these options.

| PART NUMBER                               |      | SN65HVD17xx |      |  |  |
|---|------|-------------|------|--|--|
| FOOTPRINT/FUNCTION                        | SLOW | MEDIUM      | FAST |  |  |
| Half-duplex (176 pinout)                  | 85   | 86          | 87   |  |  |
| Full-duplex no enables (179 pinout)       | 88   | 89          | 90   |  |  |
| Full-duplex with enables (180 pinout)     | 91   | 92          | 93   |  |  |
| Half-duplex with cable invert             | 94   | 95          | 96   |  |  |
| Full-duplex with cable invert and enables | 97   | 98          | 99   |  |  |
| J1708                                     | 08   | 09          | 10   |  |  |



Figure 13. SN65HVD1708E Transceiver for J1708 Applications



Figure 14. SN65HVD17xx Always-Enabled Driver Receiver






Figure 15. SN65HVD17xx Options With Inverting Feature to Correct for Miswired Cables

www.ti.com

#### APPLICATION INFORMATION

## **Hot-Plugging**

These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. As shown in Figure 9, an internal Power-On Reset circuit keeps the driver outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device **FUNCTION TABLE**, the *ENABLE* inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.

#### Receiver Failsafe

The differential receiver is "failsafe" to invalid bus states caused by:

- open bus conditions such as a disconnected connector,
- shorted bus conditions such as cable damage shorting the twisted-pair together,
- or idle bus conditions that occur when no driver on the bus is actively driving.

In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the receiver is not indeterminate.

In the HVD17xx family of RS-485 devices, receiver failsafe is accomplished by offsetting the receiver thresholds so that the "input indeterminate" range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input  $V_{ID}$  is more positive than 200 mV, and must output a Low when the  $V_{ID}$  is more negative than -200 mV. The HVD17xx receiver parameters which determine the failsafe performance are  $V_{IT+}$  and  $V_{IT-}$  and  $V_{HYS-}$ . In the *Electrical Characteristics* table,  $V_{IT-}$  has a typical value of -150 mV and a minimum (most negative) value of -200 mV, so differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than 200 mV will always cause a High receiver output, because the typical value of  $V_{IT+}$  is -100mV, and  $V_{IT+}$  is never more positive than -10 mV under any conditions of temperature, supply voltage, or common-mode offset.

When the differential input signal is close to zero, it will still be above the  $V_{IT+}$  threshold, and the receiver output will be High. Only when the differential input is more negative than  $V_{IT-}$  will the receiver output transition to a Low state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value  $V_{HYS}$  (the separation between  $V_{IT+}$  and  $V_{IT-}$ ) as well as the value of  $V_{IT+}$ .

For the HVD17xx devices, the typical noise immunity is typically about 150 mV, which is the negative noise level needed to exceed the  $V_{IT}$  threshold ( $V_{IT}$  TYP = -150 mV). In the worst case, the failsafe noise immunity is never less than 40 mV, which is set by the maximum positive threshold ( $V_{IT}$  MAX = -10mV) plus the minimum hysteresis voltage ( $V_{HYS}$  MIN = 30 mV).



www.ti.com 20-Apr-2009

## **PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package<br>Type | Package<br>Drawing | Pins | Package<br>Qty | e Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| SN65HVD1785D     | ACTIVE                | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1785DG4   | ACTIVE                | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1785DR    | ACTIVE                | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1785DRG4  | ACTIVE                | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1785P     | ACTIVE                | PDIP            | Р                  | 8    | 50             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | N / A for Pkg Type           |
| SN65HVD1786D     | ACTIVE                | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1786DG4   | ACTIVE                | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1786DR    | ACTIVE                | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1786DRG4  | ACTIVE                | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1786P     | ACTIVE                | PDIP            | Р                  | 8    | 50             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | N / A for Pkg Type           |
| SN65HVD1787D     | ACTIVE                | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1787DG4   | ACTIVE                | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1787DR    | ACTIVE                | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1787DRG4  | ACTIVE                | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1787P     | ACTIVE                | PDIP            | Р                  | 8    | 50             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | N / A for Pkg Type           |
| SN65HVD1791D     | ACTIVE                | SOIC            | D                  | 14   | 50             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1791DG4   | ACTIVE                | SOIC            | D                  | 14   | 50             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1791DR    | ACTIVE                | SOIC            | D                  | 14   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1791DRG4  | ACTIVE                | SOIC            | D                  | 14   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1792D     | ACTIVE                | SOIC            | D                  | 14   | 50             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1792DR    | ACTIVE                | SOIC            | D                  | 14   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1793D     | ACTIVE                | SOIC            | D                  | 14   | 50             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN65HVD1793DR    | ACTIVE                | SOIC            | D                  | 14   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



## PACKAGE OPTION ADDENDUM

20-Apr-2009 www.ti.com

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Apr-2009


## TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device        | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| SN65HVD1785DR | SOIC            | D                  | 8  | 2500 | 330.0                    | 12.4                     | 6.4     | 5.2     | 2.1     | 8.0        | 12.0      | Q1               |
| SN65HVD1786DR | SOIC            | D                  | 8  | 2500 | 330.0                    | 12.4                     | 6.4     | 5.2     | 2.1     | 8.0        | 12.0      | Q1               |
| SN65HVD1787DR | SOIC            | D                  | 8  | 2500 | 330.0                    | 12.4                     | 6.4     | 5.2     | 2.1     | 8.0        | 12.0      | Q1               |
| SN65HVD1791DR | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5     | 9.0     | 2.1     | 8.0        | 16.0      | Q1               |
| SN65HVD1792DR | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5     | 9.0     | 2.1     | 8.0        | 16.0      | Q1               |
| SN65HVD1793DR | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5     | 9.0     | 2.1     | 8.0        | 16.0      | Q1               |

www.ti.com 1-Apr-2009




\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65HVD1785DR | SOIC         | D               | 8    | 2500 | 346.0       | 346.0      | 29.0        |
| SN65HVD1786DR | SOIC         | D               | 8    | 2500 | 346.0       | 346.0      | 29.0        |
| SN65HVD1787DR | SOIC         | D               | 8    | 2500 | 346.0       | 346.0      | 29.0        |
| SN65HVD1791DR | SOIC         | D               | 14   | 2500 | 346.0       | 346.0      | 33.0        |
| SN65HVD1792DR | SOIC         | D               | 14   | 2500 | 346.0       | 346.0      | 33.0        |
| SN65HVD1793DR | SOIC         | D               | 14   | 2500 | 346.0       | 346.0      | 33.0        |

# D (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G14)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



## P (R-PDIP-T8)

#### PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to  $http://www.ti.com/sc/docs/package/pkg\_info.htm$ 

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated