


## FEATURES

- 21:3 Data Channel Compression at up to 196 Mbytes/s Throughput
- Suited for SVGA, XGA, or SXGA Data Transmission From Controller to Display With Very Low EMI
- 21 Data Channels Plus Clock In Low-Voltage TTL Inputs and 3 Data Channels Plus Clock Out Low-Voltage Differential Signaling (LVDS) Outputs
- Operates From a Single 3.3-V Supply and 89 mW (Typ)
- Packaged in Thin Shrink Small-Outline Package (TSSOP) With 20-Mil Terminal Pitch
- Consumes Less Than 0.54 mW When Disabled
- Wide Phase-Lock Input Frequency Range: 31 MHz to 75 MHz
- No External Components Required for PLL
- Outputs Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- SSC Tracking Capability of 3% Center Spread at 50-kHz Modulation Frequency
- Improved Replacement for SN75LVDS84 and NSC DS90CF363A 3-V Device
- Qualified for Automotive Applications



NC – Not Connected

## DESCRIPTION/ORDERING INFORMATION

The SN65LVDS84AQ FlatLink™ transmitter contains three 7-bit parallel-load serial-out shift registers, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of single-ended LVTTTL data to be synchronously transmitted over 3 balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82 or SN75LVDS86/86A.

When transmitting, data bits D0–D20 are each loaded into registers of the SN65LVDS84AQ upon the falling edge. The internal PLL is frequency-locked to CLKIN and then used to unload the data registers in 7-bit slices. The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN65LVDS84AQ requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low level.

The SN65LVDS84AQ is characterized for operation over the full automotive temperature range of –40°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


FlatLink is a trademark of Texas Instruments.

**ORDERING INFORMATION**


T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	TSSOP – DGG	Reel of 2000	SN65LVDS84ADGGRQ1	65LVDS84AQ

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

**FUNCTIONAL BLOCK DIAGRAM**



### SCHEMATICS OF INPUT AND OUTPUT



### Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage range	-0.5	4	V
$V_O$ $V_I$	Input and output voltage range (all terminals)	-0.5	$V_{CC} + 0.5$	V
	Continuous total power dissipation	See Dissipation Rating Table		
$T_J$	Operating virtual junction temperature range	-40	150	°C
ESD	Electrostatic discharge rating	Machine model	200	V
		Human-body model	6000	V
		Charged-device model	1500	V
$T_{stg}$	Storage temperature range	-65	150	°C
	Lead temperature 1,6 mm (1/16 in) from case for 10 s		260	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals.

### Dissipation Rating Table

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
DGG	1637 mW	13.1 mW/°C	1048 mW	327 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

## Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.3	3.6	V
$V_{IH}$	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
$Z_L$	Differential load impedance	90		132	$\Omega$
$T_A$	Operating free-air temperature	–40		125	°C

## Timing Requirements

		MIN	NOM	MAX	UNIT
$t_c$	Input clock period	13.3	$t_c$	32.4	ns
$t_w$	Pulse duration, high-level input clock	0.4 $t_c$		0.6 $t_c$	ns
$t_t$	Transition time, input signal			5	ns
$t_{su}$	Setup time, data, D0–D20 valid before CLKIN↓ (see Figure 2)	3			ns
$t_h$	Hold time, data, D0–D20 valid after CLKIN↓ (see Figure 2)	1.5			ns

## Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT		
$V_{IT}$	Input threshold voltage		1.4		V		
$ V_{OD} $	Differential steady-state output voltage magnitude	$R_L = 100 \Omega$ , See Figure 3		247	454	mV	
$\Delta V_{OD} $	Change in the steady-state differential output voltage magnitude between opposite binary states				50	mV	
$V_{OC(SS)}$	Steady-state common-mode output voltage	$R_L = 100 \Omega$ , See Figure 3		1.125	1.375	V	
$V_{OC(PP)}$	Peak-to-peak common-mode output voltage			80	150	mV	
$I_{IH}$	High-level input current	$V_{IH} = V_{CC}$			25	$\mu$ A	
$I_{IL}$	Low-level input current	$V_{IL} = 0$			$\pm 10$	$\mu$ A	
$I_{OS}$	Short-circuit output current	$V_{O(Yn)} = 0$		–6	$\pm 24$	mA	
		$V_{OD} = 0$		–6	$\pm 12$		
$I_{OZ}$	High-impedance output current	$V_O = 0$ to $V_{CC}$			$\pm 10$	$\mu$ A	
$I_{CC(AVG)}$	Quiescent supply current (average)	Disabled, All inputs at GND			15	170	mA
		Enabled, $R_L = 100 \Omega$ (4 places), Gray-scale pattern (see Figure 4)	$f = 65$ MHz		27	35	
			$f = 75$ MHz		30	38	
		Enabled, $R_L = 100 \Omega$ (4 places), Worst-case pattern (see Figure 5)	$f = 65$ MHz		28	36	
$f = 75$ MHz			31	39			
$C_I$	Input capacitance				2	pF	

(1) All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ$ C.

## Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
t <sub>d0</sub>	Delay time, CLKOUT↑ to serial bit position 0	-0.2		0.2	ns	
t <sub>d1</sub>	Delay time, CLKOUT↑ to serial bit position 1	$\frac{1}{7}t_c - 0.2$		$\frac{1}{7}t_c + 0.2$		
t <sub>d2</sub>	Delay time, CLKOUT↑ to serial bit position 2	$\frac{2}{7}t_c - 0.2$		$\frac{2}{7}t_c + 0.2$		
t <sub>d3</sub>	Delay time, CLKOUT↑ to serial bit position 3	$\frac{3}{7}t_c - 0.2$		$\frac{3}{7}t_c + 0.2$		
t <sub>d4</sub>	Delay time, CLKOUT↑ to serial bit position 4	$\frac{4}{7}t_c - 0.2$		$\frac{4}{7}t_c + 0.2$		
t <sub>d5</sub>	Delay time, CLKOUT↑ to serial bit position 5	$\frac{5}{7}t_c - 0.2$		$\frac{5}{7}t_c + 0.2$		
t <sub>d6</sub>	Delay time, CLKOUT↑ to serial bit position 6	$\frac{6}{7}t_c - 0.2$		$\frac{6}{7}t_c + 0.2$		
t <sub>sk(o)</sub>	Output skew, t <sub>n</sub> - $\frac{n}{7}t_c$	-0.2		0.2	ns	
t <sub>d7</sub>	Delay time, CLKIN↓ to CLKOUT↑	t <sub>c</sub> = 15.38 ns (±0.2%),  Input clock jitter  < 50 ps <sup>(2)</sup> , See Figure 6		2.7	ns	
		t <sub>c</sub> = 13.33 ns ~ 32.25 ns (±0.2%),  Input clock jitter  < 50 ps <sup>(2)</sup> , See Figure 6	1	4.5		
Δt <sub>c(o)</sub>	Cycle time, output clock jitter <sup>(3)</sup>	t <sub>c</sub> = 15.38 + 0.308 sin(2π500E3t) ± 0.05 ns, See Figure 7		±62	ps	
		t <sub>c</sub> = 15.38 + 0.308 sin(2π3E6t) ± 0.05 ns, See Figure 7		±121		
t <sub>w</sub>	Pulse duration, high-level output clock		$\frac{4}{7}t_c$		ns	
t <sub>t</sub>	Transition time, differential output voltage (t <sub>r</sub> or t <sub>f</sub> )	See Figure 3		700	1500	ps
t <sub>en</sub>	Enable time, $\overline{\text{SHTDN}}$ ↑ to phase lock (Y <sub>n</sub> valid)	See Figure 8		1		ms
t <sub>dis</sub>	Disable time, $\overline{\text{SHTDN}}$ ↓ to off state (CLKOUT low)	See Figure 9		6.5		ns

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

(2) |Input clock jitter| is the magnitude of the change in the input clock period.

(3) Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15000 cycles.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Typical Load and Shift Sequences



A. All input timing is defined at 1.4 V on an input signal with a 10%-to-90% rise or fall time of less than 5 ns.


Figure 2. Setup and Hold Time Definition

PARAMETER MEASUREMENT INFORMATION (continued)



NOTE A: The lumped instrumentation capacitance for any single-ended voltage measurement is less than or equal to 10 pF. When making measurements at YP or YM, the complementary output is similarly loaded.


(a) SCHEMATIC



(b) WAVEFORMS


Figure 3. Test Load and Voltage Definitions for LVDS Outputs

PARAMETER MEASUREMENT INFORMATION (continued)



- A. The 16-grayscale test-pattern test device power consumption for a typical display pattern.
- B.  $V_{IH} = 2\text{ V}$  and  $V_{IL} = 0.8\text{ V}$

Figure 4. 16-Grayscale Test-Pattern Waveforms



- A. The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs.
- B.  $V_{IH} = 2\text{ V}$  and  $V_{IL} = 0.8\text{ V}$

Figure 5. Worst-Case Test-Pattern Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 6. Timing Definitions




Figure 7. Clock Jitter Test Setup

TYPICAL CHARACTERISTICS




Figure 8. Enable Time Waveforms




Figure 9. Disable Time Waveforms




Figure 10. Grayscale Input Pattern





Figure 11. Output Period Jitter vs Modulation Frequency


**APPLICATION INFORMATION**



- A. The five 100-Ω terminating resistors are recommended to be 0603 types.
- B. NA – not applicable, these unused inputs should be left open.

**Figure 12. Color Host to LCD Panel Application**

APPLICATION INFORMATION (continued)



- A. The four 100-Ω terminating resistors are recommended to be 0603 types.
- B. NA – not applicable, these unused inputs should be left open.

Figure 13. 18-Bit Color Host to 24-Bit LCD Display Panel Application

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVDS84AQDGGRRQ1	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>	Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265