## SDLS075

# SN54194, SN54LS194A, SN54S194, SN74194, SN74LS194A, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

MARCH 1974-REVISED MARCH 1988

Parallel Inputs and Outputs

Four Operating Modes:

Synchronous Parallel Load Right Shift Left Shift Do Nothing

- Positive Edge-Triggered Clocking
- Direct Overriding Clear

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
194	36 MHz	195 mW
'L\$194A	36 MHz	75 mW
'S194	105 MHz	425 mW

## description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Inhibit clock (do nothing)
Shift right (in the direction Q<sub>A</sub> toward Q<sub>D</sub>)
Shift left (in the direction Q<sub>D</sub> toward Q<sub>A</sub>)
Parallel (broadside) load

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, SO and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.


Shift right is accomplished synchronously with the rising edge of the clock pulse when SO is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When SO is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the shift register is inhibited when both mode control inputs are low. The mode controls of the SN54194/SN74194 should be changed only while the clock input is high.

SN54194, SN54LS194A, SN54S194 . . . J OR W PACKAGE SN74194 . . . N PACKAGE SN74LS194A, SN74S194 . . . D OR N PACKAGE (TOP VIEW)


CLR		U <sub>16</sub>	□ vcc
SR SER	<b>2</b>	15	Q <sub>A</sub>
Α	$\square$ 3	14	□ α <sub>B</sub>
В	<b>4</b>	13	□ oc
¢	□5	12	_ σ <sub>D</sub>
D	□6	11	CLK
SL SER	□ 7	10	_ S1
GND	Œ	9	] so

SN54LS194A, SN54S194 . . . FK PACKAGE
(TOP VIEW)



NC - No internal connection

## logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D. J. N. and W packages.




#### **FUNCTION TABLE**

_	INPUTS										QUT	PUTS	
0.5.0	МО	DE	01.00%	SE	RIAL		PARA	LLE		_			Λ-
CLEAR	S1	SO	CLOCK	LEFT	RIGHT	Α	В	С	D	QΑ	αB	αc	αD
L	Х	Х	х	Х	Х	х	Х	Х	X	L,	L	L	L
H	Х	×	L	×	X	×	Х	X	Х	Q <sub>A0</sub>	$\sigma_{B0}$	$a_{co}$	000
н	Н	н	↑ ·	х	х	а	b	c	d	2	b	C	d
Н	L	Н	1	х	H	×	X	X	X	н	$Q_{A\Pi}$	$Q_{Bn}$	Q <sub>Cn</sub>
Н	L	Н	1	х	L	х	Х	Х	Х	Ł	$Q_{An}$	$\alpha_{Sn}$	ОС⊓
Н	Н	L	†	Н	X	х	X	X	X	QBn	$\alpha_{\text{Cn}}$	$\mathtt{Q}_{Dn}$	н
Н	Н	L	1	L	х	х	Х	Х	X	QBn	$o_{Cn}$	$\sigma_{Dn}$	L
н	L	L	×	×	x	Х	Х	Х	Х	$Q_{A0}$	$\sigma^{\text{BO}}$	$\sigma_{\text{CO}}$	σ <sub>D0</sub>


- H = high level (steady state)
- L = low level (steady state)
- X = irrelevant (any input, including transitions)
- 1 = transition from low to high level
- a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.
- $\Omega_{AO}$ ,  $\Omega_{BO}$ ,  $\Omega_{CO}$ ,  $\Omega_{DO}$  = the level of  $\Omega_{A}$ ,  $\Omega_{B}$ ,  $\Omega_{C}$ , or  $\Omega_{D}$ , respectively, before the indicated steady-state input conditions were established.
- Q<sub>An</sub>, Q<sub>Bn</sub>, Q<sub>Cn</sub>, Q<sub>Dn</sub> = the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, respectively, before the most-recent ↑ transition of the clock.

### schematics of inputs and outputs


#### 194




## 'LS194A




#### 'S194



# logic diagrams (positive logic) SHIFT LEFT SERIAL INPUT (13) OC PARALLEL OUTPUTS PARALLEL INPUTS 194 ر <u>ه آق</u> ৰ <u>ল</u> Pin numbers shown are for D, J, N, and W packages. SHIFT RIGHT SERIAL INPUT



typical clear, load, right-shift, left-shift, inhibit, and clear sequences



# SN54194, SN74194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .						 								7	V
Input voltage															
Operating free-air temperature range:	SN54194			÷								-55	°C to	125°	С
	SN74194					 							0°C	to 70°	С
Storage temperature range															

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			SN5419	4		UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		1	·	-800			-800	μА
Low-level output current, IQL				16			16	mA
Clock frequency, f <sub>clock</sub>		0		25	0		25	MHz
Width of clock or clear pulse, tw		20			20			ns
	Mode control	30			30			ns
Setup time, t <sub>SU</sub>	Serial and parallel data	20			20			ns
	Clear inactive-state	25			25			ns
Hold time at any input, th	·	0			0			пѕ
Operating free-air temperature, TA		-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		NO ITI ONO T		SN5419	4	. :	ļ <u>-</u>		
	PARAMETER	I FEST CO	NDITIONS†	MIN	TYP‡	мах	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					8.0			8.0	٧
VIK	Input clamp voltage	VCC = MIN,	I <sub>I</sub> = -12 mA			-1.5			-1.5	٧
νон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>1H</sub> = 2V, I <sub>OH</sub> = -800 μA	2.4	3.4		2.4	3.4		٧
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA		0,2	0.4		0.2	0.4	٧
lį.	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V1 = 5.5 V			1			1	mΑ
ΊΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V			40			40	μА
41	Low-level input current	VCC = MAX,	V <sub>1</sub> = 0.4 V			1.6		,,,,,	-1.6	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX		-20		-57	-18		-57	mA
lcc	Supply current	V <sub>CC</sub> = MAX,	See Note 2		39	63		39	63	mΑ

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  $\ddagger$ AII typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. §Not more than one output should be shorted at a time.

# switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency	C: - 15 +5	25	36		MHz
TPHL	Propagation delay time, high-to-low-level output from clear	C <sub>L</sub> = 15 pF,		19	30	กร
tPLH	Propagation delay time, low-to-high-level output from clock	$R_L = 400 \Omega$ ,		14	22	ns
tPHL	Propagation delay time, high-to-low-level output from clock	See Figure 1		17	26	пs

NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applied to S0, S1, clear, and the serial inputs, I<sub>CC</sub> is tested with a momentary GND, then 4.5 V applied to clock.

# SN54LS194A, SN74LS194A 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

 Supply voltage, VCC (see Note 1)
 7 V

 Input voltage
 ...

 Operating free-air temperature range:
 SN54LS194A

 SN74LS194A
 ...

 Storage temperature range
 ...

7 V

6 C to 125°C

5 C to 125°C

5 C to 150°C

5 C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal,

#### recommended operating conditions

		SN	154LS19	14Δ	SN			
		MIN	MOM	MAX	MIN	NOM	MAX	TINU
Supply voltage, VCC		4,5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μА
Low-level output current, IOL				4			8	mΑ
Clock frequency, fclock		0		25	0		25	MHz
Width of clock or clear pulse, tw		20			20	-		กร
	Mode control	30			30			D5
Setup time, t <sub>SU</sub>	Serial and parallel data	20			20			ns
	Clear inactive-state	25			25			пъ
Hold time at any input, <sup>t</sup> h		0			0			ns
Operating free-air temperature, TA		55		125	0		70	"C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADABACTED		OT OONOUT	- vot	SN	154LS19	4Α	SN	4A	Ī	
	PARAMETER	TEST CONDITIONS <sup>†</sup>				TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2		_	2			V
VIL	Low-level input voltage						0.7	· · · · · ·		0.8	V
٧١	Input clamp voltage	VCC - MIN,	l₁ = −18 mA	١			-1.5			-1.5	V
v <sub>ОН</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V, , I <sub>OH</sub> = -400	μΑ	2.5	3.5		2.7	3.5		٧
Voi	Low-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
•OL	Lott for Garpar vortage	VIL = VIL max		I <sub>OL</sub> = 8 mA					0.35	0.5	•
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V	•			0.1			0.1	mA
Чн	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				20			20	μА
i <sub>1</sub> L	Low-level input current	VCC = MAX,	V <sub>1</sub> = 0.4 V				-0.4			-0.4	mΑ
los	Short-circuit output current §	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mΑ
Icc	Supply current	V <sub>CC</sub> = MAX,	See Note 2		1	15	23		15	23	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	TINU
fmax	Maximum clock frequency	- C <sub>1</sub> = 15 pF,	25	36		MHz
tPHL	Propagation delay time, high-to-low-level output from clear	$ C_{L} = 15 \text{ pr.} $ $ R_{1} = 2 \text{ k}\Omega, $		19	30	ns
tPLH	Propagation delay time, low-to-high level output from clock	See Figure 1		14	22	វាន
<sup>t</sup> PHL	Propagation delay time, high-to-low level output from clock	See rigure (		17	26	ns

 $<sup>\</sup>frac{1}{2}$ AII typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applied to S0, S1, clear, and the serial inputs, I<sub>CC</sub> is tested with a momentary GND, then 4.5 V, applied to clock.

# SN54S194, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)		7 V
Input voltage		5.5 V
Operating free-air temperature range: SN54S194		125°C
SN74S194		o 70°C
Storage temperature range	-65°C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

	· · ·		N54S1	34	S	N74S19	34	T
		MIN	NOM	MAX	MIN	NOM	MAX	TINU
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-1			1	mA
Low-level output current, IOL				20			20	mΑ
Clock frequency, fclock		0		70	0		70	MHz
Width of clock pulse, tw(clock)		7			7			ns
Width of clear pulse, tw(clear)		12			12			ns
	Mode control	11			11			ns
Setup time, t <sub>su</sub>	Serial and parallel data	5			5			пѕ
	Clear inactive-state	9			9			ns
Hold time at any input, th		3			3			ns
Operating free-air temperature, TA		-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54S194			SN74S194					
FARAMETER		TEST CONDITIONS:	MIN	TYP‡	MAX	MIN	TYP‡	MAX	TINU	
ViΗ	High-level input voltage		2			2			ν	
VIL	Low-level input voltage			-	0.8	T	-	0.8	V	
٧ıĸ	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.2			-1,2	٧	
Vон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	2,5	3.4		2.7	3.4		٧	
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA		-	0.5		_	0.5	٧	
1	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>1</sub> = 5.5 V			1			1	mΑ	
ΙΉ	High-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.7 V			50			50	μΑ	
1 <sub>1</sub> L	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V	<b></b>		-2			-2	mA	
los	Short-circuit output current§	V <sub>CC</sub> = MAX	-40		-100	-40		-100	mA	
		V <sub>CC</sub> = MAX, See Note 2		85	135		85	135		
¹cc	Supply current	V <sub>CC</sub> = MAX, T <sub>A</sub> = 125°C, See Note 2			110				mΑ	

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency	C: = 15 =5	70	106		MHz
tpHL	Propagation delay time, high-to-low-level output from clear	C <sub>L</sub> ≈ 15 pF,		12.5	18.5	ns
tPLH	R <sub>L</sub> = 280 Ω.		4	8	12	ns
tPHL	Propagation delay time, high-to-low-level output from clock	See Figure 1	4	11	16.5	ns




 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 ^{\circ}\text{C}$ .

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applies to S0, S1, clear, and the serial inputs, I<sub>CC</sub> is tested with a momentary GND, then 4.5 V, applied to clock.

## PARAMETER MEASUREMENT INFORMATION



#### . TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	51	<b>S</b> 0	OUTPUT TESTED (SEE NOTE E)			
Α	4.5 V	4.5 V	Q <sub>A</sub> at t <sub>n+1</sub>			
В	4.5 V	4.5 V	QB at tn+1			
С	4.5 V	4.5 V	QC at tn+1			
D	4.5 V	4.5 V	QD at tn+1			
L Serial Input	4.5 V	0 V	Q <sub>A</sub> at t <sub>n+4</sub>			
R Serial Input	0 V	4.5 V	QD at tn+4			



NOTES: A. The clock pulse generator has the following characteristics:  $Z_{\text{out}}\approx 50~\Omega$  and PRR  $\leqslant 1$  MHz, For '194,  $t_r\leqslant 7$  ns and  $t_f\leqslant 7$  ns. For 'LS194A,  $t_r\leqslant 15$  ns and  $t_f\leqslant 6$  ns. For 'S194,  $t_r\leqslant 2.5$  ns and  $t_f\leqslant 2.5$  ns. When testing  $f_{\text{max}}$ , very PRR.

- B. CL includes probe and jig capacitance.
- C. All diodes are 1N3064 or 1N916.
- D. A clear pulse is applied prior to each test.
- E. For '194 and 'S194,  $V_{ref}$  = 1.5 V; for 'LS194A,  $V_{ref}$  = 1.3 V.
- F. Propagation delay times (tp\_H and tpHL) are measured at tn+1. Proper shifting of data is verified at tn+4 with a functional test.
- G.  $t_n = bit$  time before clocking transition.  $t_{n+1} = bit$  time after one clocking transition.  $t_{n+4} = bit$  time after four clocking transitions.

FIGURE 1-SWITCHING TIMES



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1996, Texas Instruments Incorporated

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated