


SN74LV595A-Q1

8-BIT SHIFT REGISTER WITH 3-STATE OUTPUT REGISTERS

SCLS539B – AUGUST 2003 – REVISED MAY 2004

- Qualification in Accordance With AEC-Q100†
- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 7.1 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Supports Mixed-Mode Voltage Operation on All Ports
- 8-Bit Serial-In, Parallel-Out Shift
- I_{off} Supports Partial-Power-Down Mode Operation
- Shift Register Has Direct Clear

PW PACKAGE
(TOP VIEW)



† Contact factory for details. Q100 qualification data available on request.

description/ordering information

The SN74LV595A is an 8-bit shift register designed for 2-V to 5.5-V V_{CC} operation.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear ($\overline{\text{SRCLR}}$) input, serial (SER) input, and a serial output for cascading. When the output-enable ($\overline{\text{OE}}$) input is high, all outputs except $Q_{H'}$ are in the high-impedance state.

Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

T _A	PACKAGE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – PW Reel of 2000	SN74LV595AIPWRQ1	LV595AQ

‡ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated

SN74LV595A-Q1
8-BIT SHIFT REGISTER
WITH 3-STATE OUTPUT REGISTERS


SCLS539B – AUGUST 2003 – REVISED MAY 2004

FUNCTION TABLE

INPUTS					FUNCTION
SER	SRCLK	SRCLR	RCLK	OE	
X	X	X	X	H	Outputs Q _A –Q _H are disabled.
X	X	X	X	L	Outputs Q _A –Q _H are enabled.
X	X	L	X	X	Shift register is cleared.
L	↑	H	X	X	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
H	↑	H	X	X	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
X	↓	H	X	X	Shift-register state is not changed.
X	X	X	↑	X	Shift-register data is stored in the storage register.
X	X	X	↓	X	Storage-register state is not changed.

SN74LV595A-Q1
8-BIT SHIFT REGISTER
WITH 3-STATE OUTPUT REGISTERS
SCLS539B – AUGUST 2003 – REVISED MAY 2004


logic diagram (positive logic)



SN74LV595A-Q1 8-BIT SHIFT REGISTER WITH 3-STATE OUTPUT REGISTERS

SCLS539B – AUGUST 2003 – REVISED MAY 2004

timing diagram



SN74LV595A-Q1
8-BIT SHIFT REGISTER
WITH 3-STATE OUTPUT REGISTERS
SCLS539B – AUGUST 2003 – REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Output voltage range applied in the high or low state, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–20 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous current through V_{CC} or GND	±70 mA
Package thermal impedance, θ_{JA} (see Note 3)	108°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	2	5.5	V	
V_{IH}	High-level input voltage	$V_{CC} = 2$ V	1.5	V	
		$V_{CC} = 2.3$ V to 2.7 V	$V_{CC} \times 0.7$		
		$V_{CC} = 3$ V to 3.6 V	$V_{CC} \times 0.7$		
		$V_{CC} = 4.5$ V to 5.5 V	$V_{CC} \times 0.7$		
V_{IL}	Low-level input voltage	$V_{CC} = 2$ V	0.5	V	
		$V_{CC} = 2.3$ V to 2.7 V	$V_{CC} \times 0.3$		
		$V_{CC} = 3$ V to 3.6 V	$V_{CC} \times 0.3$		
		$V_{CC} = 4.5$ V to 5.5 V	$V_{CC} \times 0.3$		
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3-state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2$ V	–50	μA	
		$V_{CC} = 2.3$ V to 2.7 V	–2	mA	
		$V_{CC} = 3$ V to 3.6 V	–8		
		$V_{CC} = 4.5$ V to 5.5 V	–16		
I_{OL}	Low-level output current	$V_{CC} = 2$ V	50	μA	
		$V_{CC} = 2.3$ V to 2.7 V	2	mA	
		$V_{CC} = 3$ V to 3.6 V	8		
		$V_{CC} = 4.5$ V to 5.5 V	16		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 2.3$ V to 2.7 V	200	ns/V	
		$V_{CC} = 3$ V to 3.6 V	100		
		$V_{CC} = 4.5$ V to 5.5 V	20		
T_A	Operating free-air temperature	–40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74LV595A-Q1
8-BIT SHIFT REGISTER
WITH 3-STATE OUTPUT REGISTERS

SCLS539B – AUGUST 2003 – REVISED MAY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{OH}		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V
		I _{OH} = -2 mA	2.3 V	2			
	Q _H '	I _{OH} = -6 mA	3 V	2.48			
	Q _A -Q _H	I _{OH} = -8 mA		2.48			
	Q _H '	I _{OH} = -12 mA	4.5 V	3.8			
	Q _A -Q _H	I _{OH} = -16 mA		3.8			
V _{OL}		I _{OL} = 50 μA	2 V to 5.5 V			0.1	V
		I _{OL} = 2 mA	2.3 V			0.4	
	Q _H '	I _{OL} = 6 mA	3 V			0.44	
	Q _A -Q _H	I _{OL} = 8 mA				0.44	
	Q _H '	I _{OL} = 12 mA	4.5 V			0.55	
	Q _A -Q _H	I _{OL} = 16 mA				0.55	
I _I		V _I = 5.5 V or GND	0 to 5.5 V			±1	μA
I _{OZ}		V _O = V _{CC} or GND	5.5 V			±5	μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	5.5 V			20	μA
I _{off}		V _I or V _O = 0 to 5.5 V	0			5	μA
C _i		V _I = V _{CC} or GND	3.3 V			3.5	pF

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		MIN	MAX	UNIT
		MIN	MAX			
t _w	Pulse duration	SRCLK high or low	7	7.5	ns	
		RCLK high or low	7	7.5		
		SRCLR low	6	6.5		
t _{su}	Setup time	SER before SRCLK↑	5.5	5.5	ns	
		SRCLK↑ before RCLK↑†	8	9		
		SRCLR low before RCLK↑	8.5	9.5		
		SRCLR high (inactive) before SRCLK↑	4	4		
t _h	Hold time	SER after SRCLK↑	1.5	1.5	ns	

† This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



SN74LV595A-Q1
8-BIT SHIFT REGISTER
WITH 3-STATE OUTPUT REGISTERS
SCLS539B – AUGUST 2003 – REVISED MAY 2004

timing requirements over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
t_w	Pulse duration	SRCLK high or low	5.5	5.5	ns	
		RCLK high or low	5.5	5.5		
		$\overline{\text{SRCLR}}$ low	5	5		
t_{su}	Setup time	SER before SRCLK \uparrow	3.5	3.5	ns	
		SRCLK \uparrow before RCLK \uparrow \dagger	8	8.5		
		$\overline{\text{SRCLR}}$ low before RCLK \uparrow	8	9		
		$\overline{\text{SRCLR}}$ high (inactive) before SRCLK \uparrow	3	3		
t_h	Hold time	SER after SRCLK \uparrow	1.5	1.5	ns	

\dagger This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

timing requirements over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
t_w	Pulse duration	SRCLK high or low	5	5	ns	
		RCLK high or low	5	5		
		$\overline{\text{SRCLR}}$ low	5.2	5.2		
t_{su}	Setup time	SER before SRCLK \uparrow	3	3	ns	
		SRCLK \uparrow before RCLK \uparrow \dagger	5	5		
		$\overline{\text{SRCLR}}$ low before RCLK \uparrow	5	5		
		$\overline{\text{SRCLR}}$ high (inactive) before SRCLK \uparrow	2.5	2.5		
t_h	Hold time	SER after SRCLK \uparrow	2	2	ns	

\dagger This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

SN74LV595A-Q1
8-BIT SHIFT REGISTER
WITH 3-STATE OUTPUT REGISTERS

SCLS539B – AUGUST 2003 – REVISED MAY 2004

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
f_{max}			$C_L = 15\text{ pF}$	65	80		45		MHz
			$C_L = 50\text{ pF}$	60	70		40		
t_{PLH}	RCLK	Q_A-Q_H	$C_L = 15\text{ pF}$		8.4	14.2	1	15.8	ns
t_{PHL}					8.4	14.2	1	15.8	
t_{PLH}	SRCLK	Q_H'			9.4	19.6	1	22.2	
t_{PHL}					9.4	19.6	1	22.2	
t_{PHL}	$\overline{\text{SRCLR}}$	Q_H'			8.7	14.6	1	16.3	
t_{PZH}	$\overline{\text{OE}}$	Q_A-Q_H			8.2	13.9	1	15	
t_{PZL}					10.9	18.1	1	20.3	
t_{PHZ}	$\overline{\text{OE}}$	Q_A-Q_H			8.3	13.7	1	15.6	
t_{PLZ}					9.2	15.2	1	16.7	
t_{PLH}	RCLK	Q_A-Q_H		$C_L = 50\text{ pF}$		11.2	17.2	1	
t_{PHL}					11.2	17.2	1	19.3	
t_{PLH}	SRCLK	Q_H'			13.1	22.5	1	25.5	
t_{PHL}					13.1	22.5	1	25.5	
t_{PHL}	$\overline{\text{SRCLR}}$	Q_H'			12.4	18.8	1	21.1	
t_{PZH}	$\overline{\text{OE}}$	Q_A-Q_H			10.8	17	1	18.3	
t_{PZL}					13.4	21	1	23	
t_{PHZ}	$\overline{\text{OE}}$	Q_A-Q_H			12.2	18.3	1	19.5	
t_{PLZ}					14	20.9	1	22.6	

SN74LV595A-Q1
8-BIT SHIFT REGISTER
WITH 3-STATE OUTPUT REGISTERS
SCLS539B – AUGUST 2003 – REVISED MAY 2004

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
f_{max}			$C_L = 15\text{ pF}$	80	120		70		MHz
			$C_L = 50\text{ pF}$	55	105		50		
t_{PLH}	RCLK	Q_A-Q_H	$C_L = 15\text{ pF}$		6	11.9	1	13.5	ns
t_{PHL}					6	11.9	1	13.5	
t_{PLH}	SRCLK	Q_H'			6.6	13	1	15	
t_{PHL}					6.6	13	1	15	
t_{PHL}	$\overline{\text{SRCLR}}$	Q_H'			6.2	12.8	1	13.7	
t_{PZH}	$\overline{\text{OE}}$	Q_A-Q_H			6	11.5	1	13.5	
t_{PZL}					7.8	11.5	1	13.5	
t_{PHZ}	$\overline{\text{OE}}$	Q_A-Q_H			6.1	14.7	1	15.2	
t_{PLZ}					6.3	14.7	1	15.2	
t_{PLH}	RCLK	Q_A-Q_H		$C_L = 50\text{ pF}$		7.9	15.4	1	
t_{PHL}					7.9	15.4	1	17	
t_{PLH}	SRCLK	Q_H'			9.2	16.5	1	18.5	
t_{PHL}					9.2	16.5	1	18.5	
t_{PHL}	$\overline{\text{SRCLR}}$	Q_H'			9	16.3	1	17.2	
t_{PZH}	$\overline{\text{OE}}$	Q_A-Q_H			7.8	15	1	17	
t_{PZL}					9.6	15	1	17	
t_{PHZ}	$\overline{\text{OE}}$	Q_A-Q_H			8.1	15.7	1	16.2	
t_{PLZ}					9.3	15.7	1	16.2	

SN74LV595A-Q1

8-BIT SHIFT REGISTER

WITH 3-STATE OUTPUT REGISTERS

SCLS539B – AUGUST 2003 – REVISED MAY 2004

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
f_{max}			$C_L = 15\text{ pF}$	135	170		115		MHz
			$C_L = 50\text{ pF}$	120	140		95		
t_{PLH}	RCLK	Q_A-Q_H	$C_L = 15\text{ pF}$		4.3	7.4	1	8.5	ns
t_{PHL}					4.3	7.4	1	8.5	
t_{PLH}	SRCLK	$Q_{H'}$			4.5	8.2	1	9.4	
t_{PHL}					4.5	8.2	1	9.4	
t_{PHL}	$\overline{\text{SRCLR}}$	$Q_{H'}$			4.5	8	1	9.1	
t_{PZH}	$\overline{\text{OE}}$	Q_A-Q_H			4.3	8.6	1	10	
t_{PZL}					5.4	8.6	1	10	
t_{PHZ}	$\overline{\text{OE}}$	Q_A-Q_H			2.4	6	1	7.1	
t_{PLZ}					2.7	5.1	1	7.2	
t_{PLH}	RCLK	Q_A-Q_H		$C_L = 50\text{ pF}$		5.6	9.4	1	
t_{PHL}					5.6	9.4	1	10.5	
t_{PLH}	SRCLK	$Q_{H'}$			6.4	10.2	1	11.4	
t_{PHL}					6.4	10.2	1	11.4	
t_{PHL}	$\overline{\text{SRCLR}}$	$Q_{H'}$			6.4	10	1	11.1	
t_{PZH}	$\overline{\text{OE}}$	Q_A-Q_H			5.7	10.6	1	12	
t_{PZL}					6.8	10.6	1	12	
t_{PHZ}	$\overline{\text{OE}}$	Q_A-Q_H			3.5	10.3	1	11	
t_{PLZ}					3.4	10.3	1	11	

noise characteristics, $V_{CC} = 3.3\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$ (see Note 5)

PARAMETER		MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V_{OL}		0.3		V
$V_{OL(V)}$	Quiet output, minimum dynamic V_{OL}		-0.2		V
$V_{OH(V)}$	Quiet output, minimum dynamic V_{OH}		2.8		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V


NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	3.3 V	111	pF
			5 V	114	



PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns, $t_f \leq 3$ ns.
 - D. The outputs are measured one at a time, with one input transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PHL} and t_{PLH} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV595AIPWRQ1	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated