56 ∏ D4

55 D3

54 D2

52 D1 51 D0

50 D27

48 YOM

47 Y0P

46 ¶ Y1M

45 Y1P

41 Y2P

38 T Y3M

37 N Y3P

49 LVDSGND

44 LVDSV_{CC}

43 LVDSGND 42 1 Y2M

40 CLKOUTM

39 CLKOUTP

36 LVDSGND

35 PLLGND

34 PLLV_{CC}

33 | PLLGND

32 SHTDN

GND

31 T CLKIN

30 D26

29

53 GND

DGG PACKAGE (TOP VIEW)

Vcc L

D7

D8 ∏

D9 7

Vcc [9

D13 [

D15 Π

D17 ∏

D19

GND

D20

D21

D22

D23

 V_{CC}

D25

D24 Π

D11 **1** 10

D12 **1** 11

GND [] 13

D14 Π 14

D16 **∏** 16 CLKSEL 17

D18 **∏** 19

D10 П 8

D5 Π 2

D6 [] 3

 Π_4 GND [] 5

6

12

15

18

20 П

21

22

23

24

25

26

27

28

- 4:28 Data Channel Compression at up to 238 MBytes/s Throughput
- Suited for SVGA, XGA, or SXGA Display **Data Transmission From Controller to Display With Very Low EMI**
- 28 Data Channels and Clock-In Low-Voltage
- 4 Data Channels and Clock-Out **Low-Voltage Differential**
- Operates From a Single 3.3-V Supply With 250 mW (Typ)
- **ESD Protection Exceeds 6 kV**
- **5-V Tolerant Data Inputs**
- Selectable Rising or Falling Edge-Triggered Inputs
- Packaged in Thin Shrink Small-Outline Package With 20-Mil Terminal Pitch
- Consumes Less Than 1 mW When Disabled
- Wide Phase-Lock Input Frequency Range . . . 31 MHz to 68 MHz
- No External Components Required for PLL
- **Outputs Meet or Exceed the Requirements** of ANSI EIA/TIA-644 Standard
- Improved Replacement for the DS90C581

description

The SN75LVDS83 FlatLink transmitter contains

four 7-bit parallel-load serial-out shift registers, a 7× clock synthesizer, and five low-voltage

differential-signaling (LVDS) line drivers in a single integrated circuit. These functions allow 28 bits of single-ended low-voltage TTL (LVTTL) data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82. The SN75LVDS83 can also be used in 21-bit links with the SN75LVDS86 receiver.

When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected by way of the clock select (CLKSEL) terminal. The frequency of CLKIN is multiplied seven times (7×) and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN75LVDS83 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user. The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low-level signal on SHTDN clears all internal registers to a low level.

The SN75LVDS83 is characterized for operation over free-air temperature ranges of 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a registered trademark of Texas Instruments.

ISTRUMENTS

Copyright © 1997 - 2006, Texas Instruments Incorporated

functional block diagram









Figure 1. SN75LVDS83 Load and Shift Timing Sequences

equivalent input and output schematic diagrams





SLLS271H - MARCH 1997 - REVISED JULY 2006

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.5 V to 4 V
Output voltage range, VO (all terminals)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input voltage range, V _I (all terminals)	0.5 V to 5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values are with respect to the GND terminals.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING
DGG	1377 mW	11.0 mW/°C	822 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, VIH	2			V
Low-level input voltage, V _{IL}			8.0	V
Differential load impedance, Z _L	90		132	Ω
Operating free-air temperature, T _A	0		70	°C

timing requirements

		MIN	NOM	MAX	UNIT
t _C	Cycle time, input clock	14.7		32.3	ns
t _W	Pulse duration, high-level input clock	0.4 t _C		0.6 t _C	ns
t _t	Transition time, input signal			5	ns
t _{su}	Setup time, data, D0 – D27 valid before CLKIN↑ or CLKIN↓ (see Figure 2)	3			ns
th	Hold time, data, D0 – D27 valid after CLKIN↑ or CLKIN↓ (see Figure 2)	1.5			ns



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
VIT	Input threshold voltage			1.4		V
IVODI	Differential steady-state output voltage magnitude		247		454	mV
Δ V _{OD}	Change in the steady-state differential output voltage magnitude between opposite binary states	R_L = 100 Ω, See Figure 3			50	mV
V _{OC(SS)}	Steady-state common-mode output voltage	0 5: 0	1.125		1.375	V
VOC(PP)	Peak-to-peak common-mode output voltage	See Figure 3			150	mV
lн	High-level input current	V _{IH} = V _{CC}			25	μΑ
I _I L	Low-level input current	V _{IL} = 0			±10	μΑ
	Object allowed automates	$V_{O(Yn)} = 0$			±24	mA
los	Short-circuit output current	V _{OD} = 0			±12	mA
loz	High-impedance state output current	$V_O = 0$ to V_{CC}			±10	μΑ
		Disabled, All inputs at GND			280	μΑ
ICC	Quiescent supply current	Enabled, $R_L = 100 \Omega$, Gray-scale pattern (see Figure 4), $V_{CC} = 3.3 \text{ V}$, $t_{C} = 15.38 \text{ ns}$		72	90	mA
		Enabled, $R_L = 100 \Omega$, Worst-case pattern (see Figure 5), $t_C = 15.38 \text{ ns}$		85	110	mA
Cl	Input capacitance			3	·	pF

 $[\]frac{1}{1}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SLLS271H - MARCH 1997 - REVISED JULY 2006

switching characteristics over recommended operating conditions (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _{d0}	Delay time, CLKOUT \uparrow to serial bit position 0		-0.2	0	0.2	ns
^t d1	Delay time, CLKOUT↑ to serial bit position 1		$\frac{1}{7}t_{C} - 0.2$		$\frac{1}{7}t_{C} + 0.2$	ns
t _{d2}	Delay time, CLKOUT↑ to serial bit position 2		$\frac{2}{7}t_{\rm C} - 0.2$		$\frac{2}{7}t_{C} + 0.2$	ns
t _{d3}	Delay time, CLKOUT↑ to serial bit position 3	$t_C = 15.38 \text{ ns } (\pm 0.2\%),$ Input clock jitter < 50 ps [‡] , See Figure 6	$\frac{3}{7}t_{C} - 0.2$		$\frac{3}{7}t_{C} + 0.2$	ns
t _{d4}	Delay time, CLKOUT↑ to serial bit position 4	Imput clock jitter < 50 ps+, See Figure 6	$\frac{4}{7}t_{C} - 0.2$		$\frac{4}{7}t_{C} + 0.2$	ns
^t d5	Delay time, CLKOUT↑ to serial bit position 5		$\frac{5}{7}t_{C} - 0.2$		$\frac{5}{7}$ t _C + 0.2	ns
^t d6	Delay time, CLKOUT↑ to serial bit position 6		$\frac{6}{7}t_{C}-0.2$		$\frac{6}{7}$ t _C + 0.2	ns
tsk(o)	Output skew, $t_n - \frac{n}{7}t_C$		-0.2		0.2	ns
t _{d7}	Delay time, CLKIN↓ to CLKOUT↑	$t_C = 18.51 \text{ ns } (\pm 0.2\%),$ Input clock jitter < 50 ps [‡] , See Figure 6	3.75	5.6	7.75	ns
	0.1.5	$t_{\rm C}$ = 15.38 ± 0.75 sin (2 π 500E3t) + 0.05 ns, See Figure 7		±70		ps
$\Delta t_{C(O)}$	Cycle time, output clock jitter§	$t_{\rm C}$ = 15.38 ± 0.75 sin (2 π 3E6t) + 0.05 ns, See Figure 7		±187		ps
t _W	Pulse duration, high-level output clock			$\frac{4}{7}t_{C}$		ns
t _t	Transition time, differential output $(t_{\Gamma} \text{ or } t_{f})$	See Figure 3	260	700	1500	ps
t _{en}	Enable time, SHTDN↑ to phase lock (Yn valid)	See Figure 8		1		ms
tdis	Disable time, SHTDN↓ to off state (CLKOUT low)	See Figure 9		250		ns

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

^{‡ |}Input clock jitter| is the magnitude of the change in the input clock period.
§ Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15 000 cycles.


SN75LVDS83

PARAMETER MEASUREMENT INFORMATION



NOTE A: All input timing is defined at 1.4 V on an input signal with a 10%-to-90% rise or fall time of less than 5 ns.

Figure 2. Setup and Hold Time Waveforms



NOTE A: The lumped instrumentation capacitance for any single-ended voltage measurement is less than or equal to 10 pF. When making measurements at YP or YM, the complementary output is similarly loaded.

(a) SCHEMATIC






Figure 3. Test Load and Voltage Waveforms for LVDS Outputs





NOTE A: The 16-grayscale test-pattern test device power consumption for a typical display pattern. Pattern with CLKSEL low shown.

Figure 4. 16-Grayscale Test-Pattern Waveforms




NOTE A: The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs. Pattern with CLKSEL low shown.

Figure 5. Worst-Case Test-Pattern Waveforms




SN75LVDS83



NOTES: A. This wave form is valid when CLKSEL is low.
B. This wave form is valid when CLKSEL is high.

Figure 6. SN75LVDS83 Timing Waveforms

PARAMETER MEASUREMENT INFORMATION






Figure 7. Output Clock Jitter Testing




Figure 8. Enable Time Waveforms




Figure 9. Disable Time Waveforms



TYPICAL CHARACTERISTICS

AVERAGE SUPPLY CURRENT vs CLOCK FREQUENCY





Figure 10

ZERO-TO-PEAK OUTPUT JITTER

٧S **MODULATION FREQUENCY** 200 180 160 Zero-to-Peak Output Jitter - ps 140 120 100 80 60 40 Input jitter = 750 sin (6.28 $f_{(mod)}$ t) ps $V_{CC} = 3.3 V$ 20 $T_A = 25^{\circ}C$ 0 0 0.5 1.5 2 3 f_(mod) - Modulation Frequency - MHz

Figure 11

APPLICATION INFORMATION




NOTES: A. Connect this terminal to $V_{\hbox{CC}}$ for triggering to the rising edge of the input clock and to GND for the falling edge.

B. The five $100-\Omega$ terminating resistors are recommended to be 0603 types.

Figure 12. 24-Bit Color Host To 24-Bit LCD Panel Display Application

SN75LVDS83

APPLICATION INFORMATION



NOTES: A. Connect this terminal to $V_{\hbox{\footnotesize{CC}}}$ for triggering to the rising edge of the input clock and to GND for the falling edge.

B. The four $100-\Omega$ terminating resistors are recommended to be 0603 types.

Figure 13. 24-Bit Color Host To 18-Bit LCD Panel Display Application





com 6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75LVDS83DGG	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS83DGGG4	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS83DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS83DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti.com/lpw	Telephony	www.ti.com/telephony
	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com	amplifier.ti.com dataconverter.ti.com dsp.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti.com/lpw Audio Automotive Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated