

# SP706P/R/S/T, SP708R/S/T

# +3.0V/+3.3V Low Power Microprocessor **Supervisory Circuits**

- Precision Low Voltage Monitor: SP706P/R and SP708R at +2.63V **SP706S** and **SP708S** at +2.93V **SP706T** and **SP708T** at +3.08V
- RESET Pulse Width 200ms
- Independent Watchdog Timer 1.6 sec Timeout (SP706P/S/R/T)
- 40µA Maximum Supply Current
- Debounced TTL/CMOS Manual-Reset Input
- RESET Asserted Down to V<sub>CC</sub> = 1V
- RESET Output: SP706P Active-High SP706R/S/T Active-Low SP708R/S/T Both Active High + Active Low
- WDI Can Be Left Floating, Disabling the Watchdog Function



- Available in 8-pin PDIP, NSOIC, and μSOIC packages
- Voltage Monitor for Power Failure or Low **Battery Warning**
- Pin Compatible Enhancement to Industry Standards 706P/R/S/T and 708R/S/T

### DESCRIPTION

The SP706P/S/R/T, SP708R/S/T series is a family of microprocessor (μP) supervisory circuits that integrate myriad components involved in discrete solutions which monitor power-supply and battery, in µP, and digital systems. The SP706P/S/R/T, SP708R/S/T series will significantly improve system reliability and operational efficiency when compared to results obtained with discrete components. The features of the SP706P/S/R/T, SP708R/S/T series include a watchdog timer, a μP reset, a Power Fail Comparator, and a manual-reset input. The SP706P/ S/R/T, SP708R/S/T series is ideal for +3.0V or +3.3V applications in automotive systems, computers, controllers, and intelligent instruments. The SP706P/S/R/T, SP708R/S/T series is an ideal solution for systems in which critical monitoring of the power supply to the µP and related digital components is demanded.

	Part Number RESET Active		RESET Threshold	Manual Reset	PFI Accuracy	Watchdog Input		
	SP706P	HIGH	2.63V	YES	4%	YES		
	SP706R	LOW	2.63V	YES	4%	YES		
	SP706S	LOW	2.93V	YES	4%	YES		
	SP706T	LOW	3.08V	YES	4%	YES		
找	SP708R	LOW/HIGH	2.63V	YES	4%	NO		
	SP708S	LOW/HIGH	2.93V	YES	4%	NO		
T	SP708T	LOW/HIGH	3.08V	YES	4%	NO		

### **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

Terminal Voltage (with respect to GND):
V $_{\rm CC}$ 0.3V to +6.0V All Other Inputs (Note 1)0.3V to (V $_{\rm CC}$ +3.0V)
Input Current:

V<sub>cc</sub>......20mA GŇD......20mA Output Current (all outputs)......20mA ESD Rating.....2kV

Continuous Power Dissipation	
Plastic DIP	
(derate 9.09mW/°C above +70°C)	727mW
SO	
(derate 5.88mW/°C above +70°C)	471mW
Mini SO	
(derate 4.10mW/°C above +70°C)	330mW
Storage Temperature Range65°C to	+160°C
Lead Temperature (solding 10 sec)	.+300°C

# **SPECIFICATIONS**

 $V_{\infty}$  = 2.7V to 5.5V for SP70\_P/R,  $V_{\text{CC}}$  = 3.0 to 5.5V for SP70\_S,  $V_{\text{CC}}$  = 3.15V to 5.5V for SP70\_T,  $V_{\text{A}}$  =  $V_{\text{MIN}}$  to  $V_{\text{MAX}}$  to  $V_{\text{MAX}}$  unless otherwise noted, typical at 25°C.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Operating Voltage Range, V <sub>cc</sub>	1.0		5.5	V	
Supply Current I		25	40	μΑ	MR=V <sub>cc</sub> or Floating, WDI Floating
Supply Current, I <sub>SUPPLY</sub>	0.55			μιτ	00
Reset Threshold	2.55	2.63	2.70	\ ,,	SP70_P/R
	2.85 3.00	2.93 3.08	3.00 3.15	V	SP70_S SP70_T
Reset Threshold Hysteresis	3.00	20	0.10	mV	Note 2
Reset Pulse Width, t <sub>RS</sub>	140	200	280	ms	Note 2
RESET Output Voltage					
V <sub>OH</sub>	0.8xV <sub>cc</sub>				$V_{RST(MAX)} < V_{CC} < 3.6 \text{V}, I_{SOURCE} = 500 \mu\text{A}$
V <sub>OL</sub>			0.3	V	$V_{RST(MAX)} < V_{CC} < 3.6 \text{V}, I_{SINK} = 1.2 \text{mA}$
V <sub>OH</sub>	V <sub>cc</sub> -1.5				$4.5V < V_{CC} < 5.5V, I_{SOURCE} = 800\mu A$
$V_{OL}$			0.4		$4.5V < V_{CC} < 5.5V, I_{SINK} = 3.2mA$
RESET Output Voltage					
V <sub>OH</sub>	V <sub>cc</sub> -0.6				$V_{RST(MAX)} < V_{CC} < 3.6V, I_{SOURCE} = 215\mu A$
V <sub>OL</sub>			0.3	V	$V_{RST(MAX)} < V_{CC} < 3.6V, I_{SOURCE} = 1.2mA$
V <sub>OH</sub>	V <sub>cc</sub> -1.5				$4.5V < V_{CC} < 5.5V, I_{SOURCE} = 800 \mu A$
V <sub>OL</sub>			0.4		$4.5V < V_{CC} < 5.5V, I_{SOURCE} = 3.2mA$
Watchdog Timeout Period, t <sub>wD</sub>	1.00	1.60	2.25	S	V <sub>cc</sub> <3.6V
WDI Pulse Width, t <sub>wP</sub>	50			ns	$V_{IL} = 0.4V, V_{IH} = 0.8xV_{CC}$
WDI Input Threshold,					
$V_{IL}$			0.6		$V_{RST (MAX)} < V_{CC} < 3.6V$ $V_{RST (MAX)} < V_{CC} < 3.6V$
V <sub>IH</sub>	0.7xV <sub>cc</sub>		0.0	V	$V_{RST (MAX)} < V_{CC} < 3.6V$
V <sub>IL</sub> V <sub>IH</sub>	3.5		0.8		$V_{cc} = 5.0V$ $V_{cc} = 5.0V$
WDI Input Current	-1	0.02	1	μΑ	$WDI = 0 \text{ or } V_{CC}$

SPECIFICATIONS (continued)  $V_{cc}$  = 2.7V to 5.5V for SP70\_P/R,  $V_{cc}$  = 3.0 to 5.5V for SP70\_S,  $V_{cc}$  = 3.15V to 5.5V for SP70\_T,  $T_{A}$ =  $T_{MIN}$  to  $T_{MAX}$  to  $T_{MAX}$ , unless otherwise noted, typical at 25°C.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
WDO Output Voltage  V <sub>OH</sub> V <sub>OL</sub> V <sub>OH</sub> V <sub>OH</sub> V <sub>OL</sub>	0.8xV <sub>cc</sub> V <sub>cc</sub> -1.5		0.3	V	$\begin{split} & V_{\text{RST(MAX)}} \!\!<\!\! V_{\text{CC}} \!\!<\!\! 3.6 \text{V}, \ I_{\text{SOURCE}} \!\!=\!\! 500 \mu\text{A} \\ & V_{\text{RST(MAX)}} \!\!<\!\! V_{\text{CC}} \!\!<\!\! 3.6 \text{V}, \ I_{\text{SINK}} \!\!=\!\! 1.2 \text{mA} \\ & 4.5 \text{V} \!\!<\!\! V_{\text{CC}} \!\!<\!\! 5.5 \text{V}, \ I_{\text{SOURCE}} \!\!=\!\! 800 \mu\text{A} \\ & 4.5 \text{V} \!\!<\!\! V_{\text{CC}} \!\!<\!\! 5.5 \text{V}, \ I_{\text{SINK}} \!\!=\!\! 3.2 \text{mA} \end{split}$
MR Pull-Up Current	25 100	70 250	250 600	μА	$\begin{array}{l} {\rm MR = 0V,V_{\rm RST(MAX)}}{< {\rm V_{CC}}{<}3.6V} \\ {\rm MR = 0V,4.5V}{< {\rm V_{CC}}{<}5.5V} \end{array}$
MR Pulse Width, t <sub>MR</sub>	500 150			ns	V <sub>RST(MAX)</sub> <v<sub>CC&lt;3.6V 4.5V<v<sub>CC&lt;5.5V</v<sub></v<sub>
MR Input Threshold  V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub>	0.7xV <sub>cc</sub> 2.0		0.6	V	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6 V V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6 V 4.5 V < V <sub>CC</sub> < 5.5 V 4.5 V < V <sub>CC</sub> < 5.5 V
MR to Reset Out Delay, t <sub>MD</sub>			750 250	ns	V <sub>RST(MAX)</sub> <v<sub>CC&lt;3.6V,NOTE 2 4.5V<v<sub>CC&lt;5.5V,NOTE 2</v<sub></v<sub>
PFI Input Threshold	1.20	1.25	1.30	V	$V_{cc}$ = 3.0V for the <b>SP70_P/R</b> , $V_{cc}$ = 3.3V for the <b>SP70_S/T</b> , PFI falling
PFI Input Current	-25.00	0.01	25.00	nA	
PFO Output Voltage  V <sub>OH</sub> V <sub>OL</sub> V <sub>OH</sub> V <sub>OL</sub> V <sub>OH</sub> V <sub>OL</sub>	0.8xV <sub>cc</sub> V <sub>cc</sub> -1.5		0.3 0.4	V	$\begin{array}{c} V_{\text{RST(MAX)}} \!\!<\!\! V_{\text{CC}} \!\!<\!\! 3.6 \text{V}, \ I_{\text{SOURCE}} \!\!=\!\! 500 \mu\text{A} \\ V_{\text{RST(MAX)}} \!\!<\!\! V_{\text{CC}} \!\!<\!\! 3.6 \text{V}, I_{\text{SINK}} \!\!=\!\! 1.2 \text{mA} \\ 4.5 \text{V} \!\!<\!\! V_{\text{CC}} \!\!<\!\! 5.5 \text{V}, \ I_{\text{SOURCE}} \!\!=\!\! 800 \mu\text{A} \\ 4.5 \text{V} \!\!<\!\! V_{\text{CC}} \!\!<\!\! 5.5 \text{V}, \ I_{\text{SINK}} \!\!=\!\! 3.2 \text{mA} \end{array}$




Figure 1. Pinouts

		PIN DESCRIPTION						
NAME	FUNCTION	SP706P		SP706R/S/T		SP708R/S/T		
		DIP/ SOIC	μSOIC	DIP/ SOIC	μSOIC	DIP/ SOIC	μSOIC	
MR	Manual Reset - This input triggers a reset pulse when pulled below 0.8V. This active-LOW input has an internal 70μA pull-up current. It can be driven from a TTL or CMOS logic line or shorted to ground with a switch	1	3	1	3	1	3	
V <sub>cc</sub>	Voltage input.	2	4	2	4	2	4	
GND	Ground reference for all signals	3	5	3	5	3	5	
PFI	Power-Fail Input - When this voltage monitor input is less than 1.25V, PFO goes LOW. Connect PFI to ground or V <sub>cc</sub> when not in use.	4	6	4	6	4	6	
PFO	Power-Fail Output - This output is HIGH until PFI is less than 1.25V.	5	7	5	7	5	7	
WDI	Watchdog Input - If this input remains HIGH or LOW for 1.6s, the internal watchdog timer times out and WDO goes LOW. Floating WDI or connecting WDI to a high-impedance tri-state buffer disables the watchdog feature. The internal watchdog timer clears whenever RESET is asserted, WDI is tri-stated, or whenever WDI sees a rising or falling edge.	6	8	6	8	-	-	
N.C.	No Connect.	-	-	-	-	6	8	
RESET	Active-LOW RESET Output - This output pulses LOW for 200ms when triggered and stays LOW whenever V <sub>CC</sub> is below the reset threshold. It remains LOW for 200ms after V <sub>CC</sub> rises above the reset threshold or MR goes from LOW to HIGH. A watchdog timeout will not trigger RESET unless WDO is connected to MR.	-	-	7	1	7	1	
WDO	Watchdog Output - This output pulls LOW when the internal watchdog timer finishes its 1.6s count and does not go HIGH again until the watchdog is cleared. WDO also goes LOW during low-line conditions. Whenever V <sub>CC</sub> is below the reset threshold, WDO stays LOW. However, unlike RESET, WDO does not have a minimum pulse width. As soon as V <sub>CC</sub> is above the reset threshold, WDO goes HIGH with no delay.	8	2	8	2	-	-	
RESET	Active-HIGH RESET Output - This output is the complement of RESET. Whenever RESET is HIGH, RESET is LOW, and vice versa. Note the SP708R/S/T has a reset output only.	7	1	-	-	8	2	

Table 1. Device Pin Description





Figure 2. Internal Block Diagram for the SP706P/R/S/T






Figure 4A. Power-Fail Comparator De-assertion Response Time.




Figure 5A. Power-Fail Comparator Assertion Response Time.




Figure 6A. SP706 RESET Output Voltage vs. Supply Voltage.




Figure 4B. Circuit for the Power-Fail Comparator De-assertion Response Time.




Figure 5B. Circuit for the Power-Fail Comparator Assertion Response Time.




Figure 6B. Circuit for the SP706 RESET Output Voltage vs. Supply Voltage.




Figure 7A. SP706 RESET Response Time




Figure 7B. Circuit for the SP706 RESET Response Time




Figure 8. SP708 RESET and RESET Assertion







Figure 9. SP708 RESET and RESET De-Assertion



Eigene 10 Cinquit for the SP709 DESET and DESET Assertion and De Assertion








Figure 12. SP708 RESET Response Time




Figure 13. Circuit for the SP708 RESET Output Voltage vs. Supply Voltage and the RESET Response Time Figures

### **FEATURES**

The SP706P/R/S/T-SP708R/S/T series provides four key functions:

- 1. A reset output during power-up, power-down and brownout conditions.
- 2. An independent watchdog output that goes LOW if the watchdog input has not been toggled within 1.6 sec.
- 3. A 1.25V threshold detector for power-fail warning, low battery detection, or monitoring a power supply other than +3.3V/+3.0V.
- 4. An active-LOW manual-reset that allows RESET to be triggered by a pushbutton switch.

The SP706R/S/T devices are the same as the SP708R/S/T devices except for the active-HIGH RESET substitution of the watchdog timer. The SP706P device is the same as the SP706R device except an active-HIGH RESET is provided rather than an active-LOW RESET.

### THEORY OF OPERATION

The SP706P/R/S/T-SP708R/S/T series is a microprocessor ( $\mu P$ ) supervisory circuit that monitors the power supplied to digital circuits such as microprocessors, microcontrollers, or memory. The series is an ideal solution for portable, battery-powered equipment that requires power supply monitoring. Implementing this series will reduce the number of components and overall complexity of a system. The watchdog functions of this product family will continuously oversee the operational status of a system. The operational features and benefits of the SP706P/R/S/T-SP708R/S/T series are described, in more detail, below.

# **RESET Output**

A microprocessor's reset input starts the  $\mu P$  in a known state. The SP706P/R/S/T-SP708R/S/T series asserts reset during power-up and prevents code execution errors during power-down or brownout conditions.

During power-up, once  $V_{CC}$  reaches 1V,  $\overline{RESET}$  is a guaranteed logic LOW of 0.4V or less. As V

rises, RESET stays LOW. When V<sub>cc</sub> rises above

the reset threshold, an internal timer releases  $\overline{RESET}$  after 200ms.  $\overline{RESET}$  pulses LOW whenever  $V_{CC}$  dips below the reset threshold, such as in a brownout condition. When a brownout condition occurs in the middle of a previously initiated reset pulse, the pulse continues for at least another 140ms. During power-down, once  $V_{CC}$  falls below the reset threshold,  $\overline{RESET}$  stays LOW and is guaranteed to be 0.4V or less until  $V_{CC}$  drops below 1V.

The active-HIGH RESET output is simply the complement of the  $\overline{RESET}$  output and is guaranteed to be valid with  $V_{CC}$  down to 1.1V. Some  $\mu Ps$ , such as Intel's 80C51, require an active-HIGH reset pulse.

### **Watchdog Timer**

The SP706P/R/S/T-SP708R/S/T series watchdog circuit monitors the  $\mu$ P's activity. If the  $\mu$ P does not toggle the watchdog input (WDI) within 1.6 seconds and WDI is not tri-stated,  $\overline{WDO}$  goes LOW. As long as  $\overline{RESET}$  is asserted or the WDI input is tri-stated, the watchdog timer will stay cleared and will not count. As soon as  $\overline{RESET}$  is released and WDI is driven HIGH or LOW, the timer will start counting. Pulses as short as 50ns can be detected.

Typically,  $\overline{\text{WDO}}$  will be connected to the non-maskable interrupt input (NMI) of a  $\mu P$ . When  $V_{CC}$  drops below the reset threshold,  $\overline{\text{WDO}}$  will go LOW independent of the current status of the watchdog timer. Normally this would trigger an NMI but  $\overline{\text{RESET}}$  goes LOW simultaneously, and thus overrides the NMI.

If WDI is left unconnected,  $\overline{WDO}$  can be used as a low-line output. Since floating WDI disables the internal timer,  $\overline{WDO}$  goes LOW only when  $V_{CC}$  falls below the reset threshold, thus functioning as a low-line output.

# **Power-Fail Comparator**

The power-fail comparator can be used for various purposes because its output and noninverting input are not internally connected. The inverting input is internally connected to




Figure 14. Watchdog Timing Waveforms

To build an early-warning circuit for power failure, connect the PFI pin to a voltage divider as shown in *Figure 16*. Choose the voltage divider ratio so that the voltage at PFI falls below  $1.25 \, \text{V}$  just before the  $+5 \, \text{V}$  regulator drops out. Use  $\overline{\text{PFO}}$  to interrupt the  $\mu P$  so it can prepare for an orderly power-down.

#### **Manual Reset**

The manual-reset input ( $\overline{MR}$ ) allows RESET to be triggered by a pushbutton switch. The switch is effectively debounced by the 140ms minimum RESET pulse width.  $\overline{MR}$  is TTL/CMOS logic compatible, so it can be driven by an external logic line.  $\overline{MR}$  can be used to force a watchdog timeout to generate a RESET pulse in the SP706P/R/S/T-SP708R/S/T series. Simply connect  $\overline{WDO}$  to  $\overline{MR}$ .




Figure 15. Timing Diagrams with WDI Tri-stated. The RESET Output is the Inverse of the RESET Waveform Shown.

# Ensuring a Valid RESET Output Down to $V_{cc} = 0V$

When  $V_{\rm CC}$  falls below 1V, the  $\overline{\rm RESET}$  output no longer sinks current, it becomes an open circuit. High-impedance CMOS logic inputs can drift to undetermined voltages if left undriven. If a pull-down resistor is added to the  $\overline{\rm RESET}$  pin, any stray charge or leakage currents will be shunted to ground, holding  $\overline{\rm RESET}$  LOW. The resistor value is not critical. It should be about  $100{\rm K}\Omega$ , large enough not to load  $\overline{\rm RESET}$  and small enough to pull  $\overline{\rm RESET}$  to ground.

# Monitoring Voltages Other Than the Unregulated DC Input

Monitor voltages other than the unregulated DC by connecting a voltage divider to PFI and adjusting the ratio appropriately. If required, add hysteresis by connecting a resistor (with a value approximately 10 times the sum of the two resistors in the potential divider network) between PFI and PFO. A capacitor between PFI and GND will reduce the power-fail circuit's sensitivity to high-frequency noise on the line being monitored. RESET can be used to monitor voltages other than the +3.3V/+3.0V




Figure 16. Typical Operating Circuit

 $V_{\rm CC}$  line. Connect  $\overline{\rm PFO}$  to  $\overline{\rm MR}$  to initiate a RESET pulse when PFI drops below 1.25V. Figure 17 shows the SP706R/S/T-SP708R/S/T series configured to assert  $\overline{\rm RESET}$  when the  $+3.3{\rm V}/+3.0{\rm V}$  supply falls below the RESET threshold, or when the  $+12{\rm V}$  supply falls below approximately 11V.

## **Monitoring a Negative Voltage Supply**

The power-fail comparator can also monitor a negative supply rail, shown in Figure 18. When the negative rail is good (a negative voltage of large magnitude), PFO is LOW. By adding the resistors and transistor as shown, a HIGH PFO triggers RESET. As long as PFO remains HIGH, the SP706P/R/S/T-SP708R/S/T series will keep RESET asserted (where RESET = LOW and RESET = HIGH). Note that this circuit's accuracy depends on the PFI threshold tolerance, the  $V_{\rm CC}$  line, and the resistors.

# Interfacing to mPs with Bidirectional RESET Pins

μPs with bidirectional RESET pins, such as the Motorola 68HC11 series, can contend with the RESET output. If, for example, the RESET




Figure 17. Monitoring Both +3.3V/+3.0V and +12V Power Supplies

output is driven HIGH and the  $\mu P$  wants to pull it LOW, indeterminate logic levels may result. To correct this, connect a 4.7k $\Omega$  resistor between the  $\overline{RESET}$  output and the  $\mu P$  reset  $\overline{I/O}$ , as shown if Figure 19. Buffer the  $\overline{RESET}$  output to other system components.

# **Negative-Going V<sub>cc</sub> Transients**

While issuing resets to the  $\mu P$  during power-up, power-down, and brownout conditions, these supervisors are relatively immune to short-duration negative-going  $V_{\rm CC}$  transients (glitches). It is usually undesirable to reset the  $\mu P$  when  $V_{\rm CC}$  experiences only small glitches.

Figure 20 shows maximum transient duration vs. reset-comparator overdrive, for which reset pulses are not generated. The data was generated using negative-going  $V_{\rm CC}$  pulses, starting at 3.3V and ending below the reset threshold by

the magnitude indicated (reset comparator overdrive). The graph shows the maximum pulse width a negative-going  $V_{\rm CC}$  transient may typically have without causing a reset pulse to be issued. As the amplitude of the transient increases (i.e. goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a  $V_{\rm CC}$  transient that goes 100 mV below the reset threshold and lasts for  $40 \mu \text{s}$  or less will not cause a reset pulse to be issued. A 100 nF bypass capacitor mounted close to the  $V_{\rm CC}$  pin provides additional transient immunity.

### **Applications**

The SP706P/R/S/T-SP708R/S/T series offers unmatched performance and the lowest power consumption for these industry standard devices. Refer to *Figures 21* and 22 for supply current performance characteristics rated against temperature and supply voltages.




Figure 18. Monitoring a Negative Voltage Supply




Figure 19. Interfacing to Microprocessors with Bidirectional RESET I/O for the SP706




Figure 20. Maximum Transient Duration Without Causing a Reset Pulse vs. Reset Comparator Overdrive




Figure 22. Supply Current vs. Supply Voltage







Figure 21. Supply Current vs. Temperature









All package dimensions are in inches

50 USOIC devices per tube

	ORDERING INFORMATION	
Model	Temperature Range	Package
SP706PCP		8-pin PDIP
SP706PCN	0°C to +70°C	8-pin NSOIC
SP706PCU	0°C to +70°C	8-pin μSOIC
	0°C to +70°C	
	0°C to +70°C	
SP706RCU	0°C to +70°C	8-pin uSOIC
	0°C to +70°C	
		- 1
	-40°C to +85°C	
	40°C to +85°C	
	40°C to +85°C	
	40°C to +85°C	
	40°C to +85°C	
	40°C to +85°C	
	40°C to +85°C	
SP706SEN	40°C to +85°C	8-pin NSOIC
SP706SEU	40°C to +85°C	8-pin μSOIC
SP706TEP	40°C to +85°C	8–pin PDIP
SP706TEN	40°C to +85°C	8-pin NSOIC
SP706TEU	-40°C to +85°C	8-pin μSOIC
SP708RCP	0°C to +70°C	8-nin PNIP
	0°C to +70°C	
5P708TCH	0°C to +70°C	
SP7081CU		8-pin μSOIC
SP708REP	-40°C to +85°C	8–pin PDIP
	40°C to +85°C	
SP708REU	-40°C to +85°C	8-pin μSOIC
SP708SEP	-40°C to +85°C	8-pin PDIP
SP708SEN	-40°C to +85°C	8-pin NSOIC
	-40°C to +85°C	
C		ε ριι μοσιο

Please consult the factory for pricing and availability on a Tape-On-Reel option.



SIGNAL PROCESSING EXCELLENCE

#### **Sipex Corporation**

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sales Office

233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600