TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC


T 6 B 6 5 A

COLUMN DRIVER LSI FOR A DOT MATRIX LCD

The T6B65A is a column (segment) driver for a small- or medium-scale dot matrix LCD. It is manufactured using the CMOS process. By using the T6B65A, power dissipation can be reduced. It is designed to connect directly to an 8-bit microprocessor unit. The MPU can program all operating modes for the T6B65A asynchronously.

The T6B65A stores display data transferred from an MPU in its internal display RAM. The contents of the internal display RAM corresponds to the image on the LCD screen and is used to generate the LCD drive signal.

Three T6B65As can be combined with a Toshiba T6B66A row (common) driver to drive a 240-dot by 65-dot LCD screen.



Weight: 1.6g (typ.)

FEATURES

- Dot matrix graphic LCD column driver with display RAM
- Display RAM capacity: $64 \text{ lines} \times 10 \text{ pages} \times 8 \text{ bits} = 5120 \text{ bits} (display area)$

1 line \times 10 pages \times 8 bits = 80 bits (flag area)

Total = 5200 bits

LCD drive outputs: 80

Interface : 80-family MPU (8-bit)

RAM data directly echoed to LCD

1 RAM bit data = 1 ON

2 RAM bit data = 0 OFF

- Duty: Can be controlled by the T6B66A.
- Display OFF function
- Various functions

Set X / Y-counter, Set Up / Down mode, Set X-address,

Set Y-address, Set display start line, Read Status, Read / Write display data

- Logic power supply : 2.7 to 5.5 V
- 100-pin-plastic flat package


The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.


TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to foreign exchange and foreign trade control laws.

BLOCK DIAGRAM



PIN ASSIGNMENT



PIN FUNCTIONS

PIN NAME	PIN No.	1/0	FUNCTION	
SEG1 to SEG80	1 to 80	Output	Column driver outputs	
CL	96	Input	Shift clock pulse	
PM	95	Input	Pre-Frame signal	
/ φ	94	Input	Clock signal	
DB0 to DB7	81 to 88	1/0	Data bus	
D/I	93	Input	Data/Instruction select signal input (Note	1)
/WR	92	Input	Write select signal input (Note	2)
/ CE	91	Input	Chip Enable signal input (Note	3)
/ RST	89	Input	Reset signal input : / RST = L Reset state	
V _{DD} , V _{SS}	90, 97	_	Power supply	
V _{LC2} , 3, 5	98, 99, 100	_	Power supply for LCD drive	

(Note 1) D/I = H Indicates that the data on DB0 to DB7 is display data. D/I = L Indicates that the data on DB0 to DB7 is control data.

(Note 2) /WR = H Read is selected. /WR = L Write is selected.

(Note 3) When writing ... Data on DB0 to DB7 is latched on the rising edge of / CE.

When reading ... Data appears at DB0 to DB7 while /CE is Low.

FUNCTION OF EACH BLOCK

Interface

The T6B65A is equipped with interface logic enabling interfacing to an 8-bit. 80-family MPU.

• Input register

This register holds 8-bit data from the MPU. Instruction and display data are distinguished by the D/I signal and the 8-bit data.

Output register

This register holds 8-bit data from the display RAM. When display data is read, the display data in the address is copied to this register. Then, the address is automatically incremented or decremented. Therefore, when an address is set the correct data does not appear on the first data reading. The data at the specified address appears on the second data reading.

• X, Y (Page)-address counter

The X, Y (Page)-address counter holds a display RAM address. Reading or writing to the display RAM causes the X/Y-address to automatically increment or decrement.

Z-address counter

The Z-address counter holds the 6-bit datum that indicates the display start line. This value is preset by the PM signal. This value indicates the address of the display start line, which is the line that appears at the top of the screen.

Counter Up/Down register

This register determines the counter and Up/Down mode. When the X-counter/Up mode is selected, reading or writing to the RAM causes the X-counter to increment automatically. When the X-counter/Down mode is selected, reading or writing to the RAM causes the X-counter to decrement automatically. When the Y-counter/Up mode is selected, reading or writing to the RAM causes the Y-counter to increment automatically. When the Y-counter/Down mode is selected, reading or writing to the RAM causes the Y-counter to decrement automatically.

Display ON/OFF register

This 1-bit register holds the ON/OFF state. In the OFF state, the output is ignored. In the ON state, the data in the display RAM is displayed.

The data in the display RAM is independent of the valve of the display ON/OFF setting.

Busy flag

When an instruction other than the Status Read instruction is executed, the Busy flag is set. Using Status Read, you can find out whether the Busy flag has been set or not. While the Busy flag is set, the T6B65A cannot accept any instruction other than Status Read.

Therefore, please make sure that the Busy flag is reset before an instruction is issued.

The Busy state time (T) is always as follows:


 $1/F \le T \le 2/F$ [seconds] F: ϕ frequency (one half of the T6B66A's oscillation frequency.)

Latch

The rising edge of C_I latches data from the display RAM.

Column driver circuit and LCD voltage generation circuit

The column driver circuit consists of 80 driver circuits. The combination of display data from latches and the M signal selects one of the four LCD levels. Details of the voltage generation circuit and column driver circuit are shown in the diagram below:



COMMAND DEFINITIONS

	CODE												
/WR	D/I	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	FUNCTION			
0	0	0	0	0	0 0 0 0 1 1/0 Display ON (1)					Display ON (1) / OFF (0)			
0	0	0	0	0	0	0	1	Y/X	U/D	Y (1) /X (0) Counter Select			
		,					·	.,,	0,5	UP (1) / Down (0) Mode Select			
0	0	0	0	0	0	1	*	*	*	Test Mode Select			
0	0	0	1		Z-A	Address	(0 to	63)		Set Z-Address			
0	0	1	0		X- <i>A</i>	Address	(0 to	63)		Set X-Address			
0	0	1	1	*	F/DR	Y (Pa	ge)-Ado	dress (0	to 9)	Set Y (Page)-Address			
1	0	В	0	D	R	0	F/DR	Y/X	U/D	Status Read (Note)			
0	1			٧	Vrite D	Write display data							
1	1	Read Data Read display data											

* : INVALID

(Note) B : Busy flag

D : Display ON (1) / OFF (0)

R : Reset

Y/X : Counter Select 1 : Y-Counter 0 : X-Counter U/D : Up/Down Select 1 : Up 0 : Down

F/DR: Flag mode 1: Flag mode 0: Display RAM mode

Display ON/OFF

	/WR	D/I	DB7	••••	• • • • • • •	• • • • • • •	• • • • • • • •	• • • • • • • •	• • • • • • •	DB0	
Code	0	0	0	0	0	0	0	0	1	1	Display ON
Code	0	0	0	0	0	0	0	0	1	0	Display OFF

This command controls the display ON/OFF setting. Display ON/OFF does not change the display RAM data. When/RST = L, Display = OFF (all the segment outputs are at the V_{DD} level when Display = OFF).

The T6B65A is in Display OFF mode after a Reset operation.

Counter UP/DOWN select

	/WR	D/I	DB7	••••	• • • • • • •		• • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • •	DB0	
	0	0	0	0	0	0	0	1	0	0	X-Counter/Down Mode
6 1	0	0	0	0	0	0	0	1	0	1	X-Counter/Up Mode
Code	0	0	0	0	0	0	0	1	1	0	Y-Counter/Down Mode
	0	0	0	0	0	0	0	1	1	1	Y-Counter/Up Mode

This command selects the counter and Up/Down mode. When /RST = L, Y-Counter/Up mode is selected.

Test mode select

	/WR	D/I	DB7	••••	• • • • • • • • • • • • • • • • • • • •		• • • • • • • • • • • • • • • • • • • •		••••	DB0	
Code	0	0	0	0	0	0	1	*	*	*	* : INVALID

This command selects the Test mode. Do not use this command.

Set Z-address (Display start line)

	/WR	D/I	DB7	•••••	•••••	DB0				
Code	0	0	0	1	Α	Α	Α	Α	Α	Α

This command specifies which RAM line (0 to 63) is displayed at the top of the screen. When the display duty is more than 1/64 (e.g. 1/33, 1/49), display begins at a line within the range 1 to 33 or 1 to 49.

This command only applied to display RAM. The line following the last line of the display RAM is the flag RAM.

Set X-address

	/WR	D/I	DB7		• • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	•••••	DB0
Code	0	0	1	0	Α	Α	Α	Α	Α	Α

This command sets the X-address (0 to 63). When the Counter Up/Down Select command selects this address counter, reading or writing to the RAM causes the X-address to automatically increment or decrement.

In X-Counter/Up mode, if the previous X-address is 63, the new X-address after the increment will be 0 and the Y (page)-address will be incremented. In Y-Counter/Down mode, if the previous X-address is 0, the new X-address after the decrement will be 63 and the Y (page)-address will be decremented.

Set Y (Page)-address

	/WR	D/I	DB7		•••••		• • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • •	DB0	_	
Code	0	0	1	1	*	1	Α	Α	Α	Α	Flag mode	
Code	0	0	1	1	*	0	Α	Α	Α	Α	Display RAM mode	* : INVALID

This command sets the Y (page)-address and also selects Flag mode or Display RAM mode. In Flag mode, you can read data from or write data to Flag RAM only but cannot access the Display RAM.

In Display RAM mode, you can read data from or write data to Display RAM only but cannot access the Flag RAM.

When the Counter Up/Down Select command selects this address counter, reading from or writing to the RAM causes the Y-address to automatically increment or decrement.

In Y-Counter/Up mode, if the previous Y-address is 9, the new Y-address after the increment will be 0 and the X-address will be incremented. In Y-Counter/Down mode, if the previous Y-address is 0, the new Y-address after the decrement will be 9 and the X-address will be decremented. In Flag mode, only Y-Counter/Up or Down mode is permitted.

Status Read

	/WR	D/I	DB7				• • • • • • • • • • • • • • • • • • • •	••••	•••••	DB0
Code	0	0	В	0	D	R	0	F/DR	Y/X	U/D

B (Busy) : When B = 1, An instruction is being executed and no other

instructions may be accepted.

When B = 0, Instructions can be accepted.

D (Display) : When D = 1, display is ON.

When D = 0, display is OFF.

R (Reset) : When R = 1, the T6B65A is in the Reset state.

When R = 0, the T6B65A is in the Operating state.

Y/X (Counter) : When Y/X = 1, Y-Counter is selected.

When Y/X = 0, X-Counter is selected.

U (Up)/D (Down): When U/D = 1, Up mode is selected.

When U/D=0, Down mode is selected.

F (Flag)/DR (Display RAM) : When F/DR = 1, Flag mode is selected.

When F/DR = 0, Display RAM is selected.


Read / Write display data

	/WR	D/I	DB7		• • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • •		••••	DB0	_
Code	0	1	D	D	D	D	D	D	D	D	Write Data
Code	1	1	D	D	D	D	D	D	D	D	Read Data

This command sends data to or receives from the LCD RAM address that was specified. However, the correct data does not appear on the first read of the display data.

Please refer to the description of the Output Register in the section FUNCTION OF EACH BLOCK.

LCD DRIVE WAVEFORM



LCD driver timing chart (1/65 duty)

ABSOLUTE MAXIMUM RATINGS ($Ta = 25^{\circ}C$)

ITEM	SYMBOL	RATING	UNIT
Supply Voltage (1)	V _{DD} (Note 1)	-0.3 to 7.0	V
Supply Voltage (2)	V _{LC2, 3, 5} (Note 3)	V _{DD} – 18.0 to V _{DD} + 0.3	V
Input Voltage	V _{IN} (Note 1, 2)	-0.3 to V _{DD} + 0.3	٧
Operating Temperature	T _{opr}	-20 to 75	°C
Storage Temperature	T _{stg}	– 55 to 125	°C

- (Note 1) Referenced to V_{SS} (Note 2) Applies to all data bus pins and input pins except V_{LC2} , V_{LC3} and V_{LC5} (Note 3) Ensure that the following condition is always maintained. $V_{DD} \ge V_{LC2} \ge V_{LC3} \ge V_{LC5}$

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS TEST CONDITIONS (1)

(Unless otherwise noted, $V_{SS} = 0$, $V_{DD} = 3.0V \pm 10\%$, $V_{LC5} = V_{DD} - 16V$, $T_{a} = -20$ to 75° C)

ITEM		SYMBOL	TEST CIR- CUIT	TEST CONDITIONS	MIN	TYP.	MAX	UNIT	PIN NAME
Operating Sup	ply (1)	V_{DD}	_		2.7	_	3.3	V	V_{DD}
Operating Sup	ply (2)	V _{LC5}	_	1	V _{DD} - 16.0	_	V _{DD} - 4.0	٧	V _{LC5}
Input Voltage	H Level	VIH	_	_	0.8 V _{DD}	_	V _{DD}	V	C _L , PM, / φ DB0 to DB7,
input voitage	L Level	V _{IL}	_	1	0	_	0.2 V _{DD}	V	D/I, /WR, /CE, /RST
Output Voltage	H Level	VOH		I _{OH} = -400μA	V _{DD} - 0.2	_	l	٧	DB0 to DB7
Voltage	L Level	VOL	_	$I_{OL} = 400 \mu A$	_	_	0.2	>	
Column Driver Resistance	Output	Rcol	_	$V_{DD} - V_{LC5}$ = 11.0V Load current = $\pm 100 \mu A$		_	7.5	k Ω	SEG1 to SEG80
Input Leakage		IIL	_	V _{IN} = V _{DD} to GND	– 1	_	1	μΑ	DB0 to DB7, D/I, /WR, /CE, /RST, C _L , PM, / φ
Operating Free	quency	fφ	_	_	10	_	250	kHz	<i>Ι</i> φ
Current Consu	mption (1)	I _{DD1}	_	(Note 1)	_	100	140	μ A	V_{DD}
Current Consu	mption (2)	I _{DD2}	_	(Note 2)	_	20	30	μ A	V_{DD}
Current Consumption (3)		I _{DD3}	_	(Note 3)	– 1	_	1	μ A	V_{DD}


- (Note 1) Current consumption while internal data receiver is operating $V_{DD}=2.7$ to 3.3V, $V_{LC5}=V_{DD}-16V$, $T_a=25^{\circ}C$ 1/9 bias, 1/65 duty, no load, $f_{PM}=35Hz$, $f_{CE}=1MHz$
- (Note 2) Current consumption while internal data receiver is sleeping $V_{DD} = 2.7$ to 3.3V, $V_{LC5} = V_{DD} 16V$, $Ta = 25^{\circ}C$ 1/9 bias, 1/65 duty, no load
- (Note 3) Current consumption in low power mode (/STB pin of T6B66A = L) V_{DD} = 3.0V, V_{LC5} = 0V, Ta = 25°C, no load

TEST CONDITIONS (2) (Unless otherwise noted, $V_{SS}=0$, $V_{DD}=5.0V\pm10\%$, $V_{LC5}=V_{DD}-16V$, $T_{a}=-20$ to 75°C)

ITEM		SYMBOL	TEST CIR- CUIT	TEST CONDITIONS	MIN	TYP.	MAX	UNIT	PIN NAME	
Operating Supply (1)		V_{DD}	_		4.5		5.5	V	V_{DD}	
Operating Supply (2)		V _{LC5}	_		V _{DD} - 16.0	-	V _{DD} - 4.0	٧	V _{LC5}	
Input Voltage	H Level	VIH	_	_	0.7 V _{DD}	_	V _{DD}	٧	C _L , PM, / ϕ DB0 to DB7, D/I, /WR, /CE, /RST	
	L Level	VIL		1	0	I	0.3 V _{DD}	>		
Output Voltage	H Level	VOH	_	I _{OH} = -400μA	V _{DD} - 0.4	ı	-	٧	DB0 to DB7	
	L Level	VOL	_	$I_{OL} = 400 \mu A$	_		0.4	٧		
Column Output Resistance		Rcol		$V_{DD} - V_{LC5}$ = 11.0V Load current = $\pm 100 \mu A$	1	ı	7.5	kΩ	SEG1 to SEG80	
Input Leakage		Ę	_	V _{IN} = V _{DD} to GND	- 1		1	μΑ	DB0 to DB7, D/I, /WR, /CE, /RST, C _L , PM, / φ	
Operating Frequency		fφ	_	_	10		250	kHz	Ι φ	
Current Consumption (1)		I _{DD1}	_	(Note 1)	_	220	330	μ A	V_{DD}	
Current Consumption (2)		I _{DD2}	_	(Note 2)	_	35	50	μ A	V_{DD}	
Current Consumption (3)		I _{DD3}	_	(Note 3)	– 1		1	μ A	V_{DD}	

- (Note 1) Current consumption while internal data receiver is operating $V_{DD}=4.0$ to 5.5V, $V_{LC5}=V_{DD}-16V$, $T_a=25^{\circ}C$ 1/9 bias, 1/65 duty, no load, $f_{PM}=35Hz$, $f_{CE}=1MHz$
- (Note 2) Current consumption while internal data receiver is sleeping $V_{DD} = 4.0$ to 5.5V, $V_{LC5} = V_{DD} 16V$, $Ta = 25^{\circ}C$ 1/9 bias, 1/65 duty, no load
- (Note 3) Current consumption in Low Power mode (/STB pin of T6B66A = L) $V_{DD} = 5.0V$, $V_{LC5} = 0V$, $Ta = 25^{\circ}C$, no load


AC CHARACTERISTICS



TEST CONDITIONS (1) ($V_{SS} = 0V$, $V_{DD} = 3.0V \pm 10\%$, $V_{LC5} = 0V$, Ta = -20 to 75°C)

ITEM	SYMBOL	MIN	MAX	UNIT
Enable Cycle Time	t _{cycE}	1000	_	ns
Enable Pulse Width	PWEH	450	_	ns
Enable Rise/Fall Time	t _{Er} , t _{Ef}	_	25	ns
Address Set-up Time	t _A S	40	_	ns
Address Hold Time	t _{AH}	10		ns
Data Set-up Time	t _{DS}	280	_	ns
Data Hold Time	tDHW	10	_	ns
Data Delay Time	t _{DD} (Note)		300	ns
Data Hold Time	t _{DHR} (Note)	20	_	ns

LOAD CIRCUIT




TEST CONDITIONS (2) ($V_{SS} = 0V$, $V_{DD} = 5.0V \pm 10\%$, $V_{LC5} = 0V$, Ta = -20 to 75°C)

ITEM	SYMBOL	MIN	MAX	UNIT
Enable Cycle Time	t _{cycE}	500		ns
Enable Pulse Width	PWEH	220	_	ns
Enable Rise/Fall Time	t _{Er} , t _{Ef}	1	20	ns
Address Set-up Time	t _{AS}	40		ns
Address Hold Time	t _A H	0		ns
Data Set-up Time	t _{DS}	60	_	ns
Data Hold Time	tDHW	10	_	ns
Data Delay Time	t _{DD} (Note)		120	ns
Data Hold Time	t _{DHR} (Note)	20	_	ns


(Note) With load circuit connected

APPLICATION CIRCUIT



OUTLINE DRAWING

QFP100-P-1420-0.65A Unit: mm



Weight: 1.6g (Typ.)