



NTE989 Integrated Circuit General Purpose Phase Lock Loop (PLL)

Description:

The NTE989 is a general purpose Phase Locked Loop (PLL) in a 14-Lead DIP type package containing a stable, highly linear voltage controlled oscillator for low distortion FM demodulation, and a double balanced phase detector with good carrier suppression. The VCO frequency is set with an external resistor and capacitor, and tuning range of 10:1 can be obtained with the same capacitor. The characteristics of the closed loop system—bandwidth, response speed, capture and pull in range—may be adjusted over a wide range with an external resistor and capacitor. The loop may be broken between the VCO and the phase detector for insertion of a digital frequency divider to obtain frequency multiplication.

Features:

- 200ppm/°C frequency stability of the VCO
- Power supply range of ± 5 to ± 12 volts with 100ppm/% typical
- 0.2% linearity of demodulated output
- Linear triangle wave with in phase zero crossings available
- TTL and DTL compatible phase detector input and square wave output
- Adjustable hold in range from $\pm 1\%$ to $> \pm 60\%$

Applications:

- Data and tape synchronization
- Modems
- FSK demodulation
- FM demodulation
- Frequency synthesizer
- Tone decoding
- Frequency multiplication and division
- SCA demodulators
- Telemetry receivers
- Signal regeneration
- Coherent demodulators

Absolute Maximum Ratings:

Supply Voltage	$\pm 12\text{V}$
Power Dissipation (Note 1)	300mW
Differential Input Voltage	$\pm 1\text{V}$
Operating Temperature Range	0°C to $+70^{\circ}\text{C}$
Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 10 sec)	$+300^{\circ}\text{C}$

Note 1. The maximum junction temperature of the NTE989 is 100°C . Thermal resistance for this device is 100°C/W .

Electrical Characteristics: ($T_A = +25^{\circ}\text{C}$, $V_C = \pm 6\text{V}$ unless otherwise specified)

Parameter	Conditions	Min	Typ	Max	Unit
Power Supply Current		–	8.0	12.5	mA
Input Impedance (Pins 2,3)	$-4\text{V} < V_2, V_3 < 0\text{V}$	–	5	–	k Ω
VCO Maximum Operating Frequency	$C_0 = 2.7\text{pF}$	250	500	–	kHz
Operating Frequency Temperature Coefficient		–	–200	500	ppm/ $^{\circ}\text{C}$
Frequency Drift with Supply Voltage		–	0.05	0.2	%/V
Triangle Wave Output Voltage		2	2.4	3	V _{p-p}
Triangle Wave Output Linearity		–	0.5	1	%
Square Wave Output Level		4.7	5.4	–	V _{p-p}
Output Impedance (Pin 4)		–	5	–	k Ω
Square Wave Duty Cycle		40	50	60	%
Square Wave Rise Time		–	20	–	ns
Square Wave Fall Time		–	50	–	ns
Output Current Sink (Pin 4)		0.6	1	–	mA
VCO Sensitivity	$f_0 = 10\text{kHz}$	6000	6600	7200	Hz/V
Demodulated Output Voltage (Pin 7)	$\pm 10\%$ Frequency Deviation	200	300	400	mV _{pp}
Total Harmonic Distortion	$\pm 10\%$ Frequency Deviation	–	0.2	1.5	%
Output Impedance (Pin 7)		–	3.5	–	k Ω
DC Level (Pin 7)		4.0	4.5	5.0	V
Output Offset Voltage $ V_7 - V_6 $		–	50	200	mV
Temperature Drift of $ V_7 - V_6 $		–	500	–	$\mu\text{V}/^{\circ}\text{C}$
AM Rejection		–	40	–	dB
Phase Detector Sensitivity K_D		0.55	.68	0.95	V/radian

Applications Information:

In designing with phase locked loops the important parameters of interest are:

FREE RUNNING FREQUENCY

$$f_0 \cong \frac{1}{3.7 R_0 C_0}$$

LOOP GAIN:

The Loop Gain relates the amount of phase change between the input signal and the VCO signal for a shift in input signal frequency (assuming the loop remains in lock). In servo theory, this is called the “velocity error coefficient”.

$$\text{Loop gain} = K_0 K_D \left(\frac{1}{\text{sec}} \right)$$

$$K_0 = \text{oscillator sensitivity} \left(\frac{\text{radians/sec}}{\text{volt}} \right)$$

$$K_D = \text{phase detector sensitivity} \left(\frac{\text{volts}}{\text{radian}} \right)$$

Applications Information (Cont'd):

LOOP GAIN (Cont'd):

The loop gain of the NTE989 is dependent on supply voltage, and may be found from:

$$K_o K_D = \frac{33.6 f_o}{V_c}$$

f_o = VCO frequency in Hz

V_c = total supply voltage to circuit

Loop gain may be reduced by connecting a resistor between Pin6 and Pin7; this reduces the load impedance on the output amplifier and hence the loop gain.

HOLD IN RANGE:

The Hold In Range is the range of frequencies that the loop will remain in lock after initially being locked.

$$f_H = \pm \frac{8 f_o}{V_c}$$

f_o = free running frequency of VCO

V_c = total supply voltage to the circuit


THE LOOP FILTER



In almost all applications, it will be desirable to filter the signal at the output of the phase detector (Pin7).

A simple lag filter may be used for wide closed loop bandwidth applications such as modulation following where the frequency deviation of the carrier is fairly high (greater than 10%), or where wideband modulating signals must be followed.

For narrow band applications where a narrow noise bandwidth is desired, such as applications involving tracking a slowly varying carrier, a lead lag filter should be used. In general the damping factor for the loop becomes quite small resulting in large overshoot and possible instability in the transient response of the loop.

Pin Connection Diagram





Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com