SLIS054 - OCTOBER 1996

Low r_{DS(on)}:
 0.25 Ω Typ (Full H-Bridge)
 0.4 Ω Typ (Triple Half H-Bridge)

- Pulsed Current . . . 4 A Per Channel
- Matched Sense Transistors for Class A-B Linear Operation
- Fast Commutation Speed


description

The TPIC1502 is a monolithic power DMOS array that consists of ten electrically isolated N-channel enhancement-mode power DMOS transistors, four of which are configured as a full H-bridge and six as a triple half H-bridge. The lower stage of the full H-bridge is provided with an integrated sense-FET to allow biasing of the bridge in class A-B operation.

DW PACKAGE (TOP VIEW) OUTPUT3 [V_{DD3} 24 SOURCE [**GND** 23 GND [22 GATE3A 3 21 GATE1B GATE3B [20 SENSE GATE2C □ 19 OUTPUT1 OUTPUT2 18 GATE4A 17 GATE1A GATE4B ∏ GATE2A ∏ 16 GATE5A GATE5B [15 V_{DD1} 10 14 ¶ OUTPUT4 V_{DD2} 11 **OUTPUT5** SOURCE W.OZSC.COM

The TPIC1502 is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of -40° C to 125°C.

schematic



NOTES: A. Terminals 3 and 23 must be externally connected.

- B. Terminals 2 and 12 must be externally connected.
- C. No output may be taken greater than 0.5 V below GND.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLIS054 - OCTOBER 1996

absolute maximum ratings, $T_C = 25^{\circ}C$ (unless otherwise noted)

Supply-to-GND voltage	20 V
Source-to-GND voltage (Q3A, Q4A, Q5A)	
Output-to-GND voltage	
Sense-to-GND voltage	
Gate-to-source voltage range, V _{GS} (Q1A, Q1B, Q2A, Q2B, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	
Gate-to-source voltage, V _{GS} (Q2C)	
Continuous gate-to-source zener-diode current (Q2C)	
Pulsed gate-to-source zener-diode current (Q2C)	
Continuous drain current, each output (Q1A, Q1B, Q2A, Q2B)	
Continuous drain current, each output (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	
Continuous drain current (Q2C)	
Continuous source-to-drain diode current (Q1A, Q1B, Q2A, Q2B)	
Continuous source-to-drain diode current (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	
Continuous source-to-drain diode current (Q2C)	
Pulsed drain current, each output, I _{max} (Q1A, Q1B, Q2A, Q2B) (see Note 1 and Figure 24)	4 A
Pulsed drain current, each output, I _{max} (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	
(see Note 1 and Figure 25)	
Pulsed drain current, each output, I _{max} (Q2C) (see Note 1)	
Continuous total power dissipation, $T_C = 70^{\circ}C$ (see Note 2 and Figures 24 and 25)	
Operating virtual junction temperature range, T _J	
Operating case temperature range, T _C	0°C to 125°C
Storage temperature range, T _{stg}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. Pulse duration = 10 ms, duty cycle = 2%

^{2.} Package mounted in intimate contact with infinite heat sink.

SLIS054 - OCTOBER 1996

electrical characteristics, Q1A, Q1B, Q2A, Q2B, $T_C = 25^{\circ}C$ (unless otherwise noted)

VGS(th) G VGS(th)match G V(BR) R V(BR)GS G V(BR)SG S V(DS)on D	Crain-to-source breakdown voltage Gate-to-source threshold voltage Gate-to-source threshold voltage matching Reverse drain-to-GND breakdown voltage Gate-to-source breakdown voltage, Q2C Gource-to-gate breakdown voltage, Q2C Drain-to-source on-state voltage Forward on-state voltage, GND-to-VDD1, GND-to-VDD2	I_D = 250 μA, I_D = 1 mA, See Figure 5 I_D = 1 mA, Drain-to-GND currer (D1, D2) I_{GS} = 100 μA I_{GS} = 100 μA I_D = 1.5 A, See Notes 3 and 4	V _{GS} = 0 V _{DS} = V _{GS} , V _{DS} = V _{GS} nt = 250 μA V _{GS} = 10 V,	20 1.5 20 6 0.7	1.85	2.2	V V mV V
VGS(th)match G V(BR) R V(BR)GS G V(BR)SG S V(DS)on D	Gate-to-source threshold voltage matching Reverse drain-to-GND breakdown voltage Gate-to-source breakdown voltage, Q2C Source-to-gate breakdown voltage, Q2C Drain-to-source on-state voltage Forward on-state voltage, GND-to-VDD1,	See Figure 5 $I_D = 1 \text{ mA}$, Drain-to-GND currer (D1, D2) $I_{GS} = 100 \mu\text{A}$ $I_{GS} = 100 \mu\text{A}$ $I_{D} = 1.5 \text{A}$, See Notes 3 and 4	V _{DS} = V _{GS} nt = 250 μA	20	1.85		mV V
V(BR) R V(BR)GS G V(BR)SG S V(DS)on D	Reverse drain-to-GND breakdown voltage Gate-to-source breakdown voltage, Q2C Gource-to-gate breakdown voltage, Q2C Drain-to-source on-state voltage Forward on-state voltage, GND-to-VDD1,	Drain-to-GND current (D1, D2) $I_{GS} = 100 \mu A$ $I_{GS} = 100 \mu A$ $I_{D} = 1.5 A,$ See Notes 3 and 4	nt = 250 μA	6		40	V
V(BR)GS G V(BR)SG S V(DS)on D	Gate-to-source breakdown voltage, Q2C Source-to-gate breakdown voltage, Q2C Drain-to-source on-state voltage Forward on-state voltage, GND-to-VDD1,	(D1, D2) I _{GS} = 100 μA I _{GS} = 100 μA I _D = 1.5 A, See Notes 3 and 4		6			
V _(BR) SG S V _(DS) on D	Source-to-gate breakdown voltage, Q2C Drain-to-source on-state voltage Forward on-state voltage, GND-to-VDD1,	I _{GS} = 100 μA I _D = 1.5 A, See Notes 3 and 4	V _{GS} = 10 V,				V
V _(BR) SG S V _(DS) on D	Drain-to-source on-state voltage Forward on-state voltage, GND-to-V _{DD1} ,	I _D = 1.5 A, See Notes 3 and 4	V _{GS} = 10 V,	0.7			
(20)011	Forward on-state voltage, GND-to-V _{DD1} ,	See Notes 3 and 4	V _{GS} = 10 V,				V
		In - 1 5 A /D1 D0\			0.375	0.45	V
		I _D = 1.5 A (D1, D2) See Notes 3 and 4			1.5		V
V _{F(SD)} F	Forward on-state voltage, source-to-drain	I _S = 1.5 A, See Notes 3 and 4 a	V _{GS} = 0, and Figure 19		0.93	1.2	V
Jp. 0.0 7	Zero-gate-voltage drain current	V _{DS} = 16 V,	T _C = 25°C		0.05	1	μΑ
IDSS Z	zero-gate-voltage drain current	$V_{GS} = 0$	T _C = 125°C		0.5	10	μΑ
LICCOL	Forward gate current, drain short-circuited o source	V _{GS} = 16 V,	V _{DS} = 0		10	100	nA
LICCOD	Reverse gate current, drain short-circuited o source	V _{SG} = 16 V,	V _{DS} = 0		10	100	nA
	_eakage current, V _{DD1} -to-GND,	V _{DGND} = 16 V	T _C = 25°C		0.05	1	μΑ
likg V	V _{DD2} -to-GND, gate shorted to source	VDGND = 10 V	T _C = 125°C		0.5	10	μΑ
(DC(an) S	Static drain-to-source on-state resistance	V _{GS} = 10 V, I _D = 1.5 A,	T _C = 25°C		0.25	0.3	Ω
r _{DS(on)} S	static drain to source on state resistance	See Notes 3 and 4 and Figure 9	T _C = 125°C		0.38	0.51	32
9fs F	Forward transconductance	V _{DS} = 14 V, See Notes 3 and 4 a	I _D = 750 mA, and Figure 13	0.75	1.2		S
I Cioo	Short-circuit input capacitance, common source				98		
I Ciono	Short-circuit output capacitance, common source	V _{DS} = 14 V, f = 1 MHz,	V _{GS} = 0, See Figure 17		70		pF
(:,,,,,	Short-circuit reverse transfer capacitance, common source				54		
α_{S} S	Sense-FET drain current ratio	V _{DS} = 6 V,	$I_{D(Q2B)} = 1.5 \text{ mA}$	100	150	200	

NOTES: 3. Technique should limit $T_J - T_C$ to 10°C maximum.

source-to-drain diode characteristics, Q1A, Q2A, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{rr}	Reverse-recovery time	$I_S = 750 \text{ mA}, \qquad V_{GS} = 0,$		18		ns
Q _{RR}	Total diode charge	$V_{DS} = 14 \text{ V},$ $di/dt = 100 \text{ A/}\mu\text{s},$ See Figures 1 and 23		14		nC



^{4.} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

SLIS054 - OCTOBER 1996

resistive-load switching characteristics, Q1A, Q1B, Q2A, Q2B, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _d (on)	Turn-on delay time			12		
t _d (off)	Turn-off delay time	$V_{DD} = 14 \text{ V}, R_L = 18.7 \Omega, t_{en} = 10 \text{ ns},$		13		ns
t _r	Rise time	t _{dis} = 10 ns, See Figure 3		2.2		115
t _f	Fall time			6		
Qg	Total gate charge			1.7	2.1	
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 14 V, I _D = 750 mA, V _{GS} = 10 V, See Figure 4 and Figure 21		0.3	0.4	nC
Q _{gd}	Gate-to-drain charge	Goot iguid i and i iguid 21		0.4	0.5	
L _D	Internal drain inductance			7		nH
LS	Internal source inductance			7		ш
Rg	Internal gate resistance			0.25	·	Ω

electrical characteristics, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B, T_C = 25°C (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V _{(BR)DSX}	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	20			V
V _{GS(th)}	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 6	V _{DS} = V _{GS} ,	1.5	1.85	2.2	V
V _(BR)	Reverse drain-to-GND breakdown voltage	Drain-to-GND cui	rent = 250 μA (D3)	20			V
V _{(DS)on}	Drain-to-source on-state voltage	I _D = 1.5 A, See Notes 3 and	V _{GS} = 10 V,		0.6	0.75	V
VF	Forward on-state voltage, GND-to-V _{DD3}	I _D = 1.5 A (D3), 4	See Notes 3 and		1.5		V
VF(SD)	Forward on-state voltage, source-to-drain	I _S = 1.5 A, See Notes 3 and	VGS = 0 4 and Figure 20		1	1.2	V
Inco	Zoro goto voltogo drain gurrent	V _{DS} = 16 V,	T _C = 25°C		0.05	1	
IDSS	Zero-gate-voltage drain current	$V_{GS} = 0$	T _C = 125°C		0.5	10	μΑ
IGSSF	Forward gate current, drain short-circuited to source	V _{GS} = 16 V,	$V_{DS} = 0$		10	100	nA
IGSSR	Reverse gate current, drain short-circuited to source	V _{SG} = 16 V,	V _{DS} = 0		10	100	nA
1	Leakage current, V _{DD3} -to-GND, gate shorted to	V _{DGND} = 16 V	T _C = 25°C		0.05	1	μΑ
likg	source	VDGND = 16 V	T _C = 125°C		0.5	10	μΑ
	Chatin dunin to account on attach anniatana	V _{GS} = 10 V, I _D = 1.5 A, See Notes 3	T _C = 25°C		0.4	0.5	
^r DS(on)	Static drain-to-source on-state resistance	and 4 and Figure 10	T _C = 125°C		0.61	0.85	Ω
9fs	Forward transconductance	V _{DS} = 14 V, See Notes 3 and	I _D = 750 mA, 4 and Figure 14	0.4	0.74		S
C _{iss}	Short-circuit input capacitance, common source				73		
Coss	Short-circuit output capacitance, common source	$V_{DS} = 14 V$,	V _{GS} = 0,		65		pF
C _{rss}	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,	See Figure 18		43		Pi

NOTES: 3: Technique should limit $T_J - T_C$ to 10°C maximum.



^{4:} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

SLIS054 - OCTOBER 1996

source-to-drain diode characteristics, Q3A, Q4A, Q5A, T_C = 25°C

	PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
t _{rr}	Reverse-recovery time	$I_S = 750 \text{ mA},$	VGS = 0,		26		ns
Q _{RR}	Total diode charge	V _{DS} = 14 V, See Figures 2 and 23	di/dt = 100 A/μs,		17		nC

resistive-load switching characteristics, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B, $T_C = 25$ °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{d(on)}	Turn-on delay time			13		
td(off)	Turn-off delay time	$V_{DD} = 14 \text{ V}, R_L = 18.7 \Omega, t_{en} = 10 \text{ ns},$		13		20
t _r	Rise time	t _{dis} = 10 ns, See Figure 3		3		ns
t _f	Fall time			7		
Qg	Total gate charge			1	1.3	
Q _{gs(th)}	Threshold gate-to-source charge	V_{DS} = 14 V, I_{D} = 750 mA, V_{GS} = 10 V, See Figure 4 and Figure 22		0.2	0.25	nC
Q _{gd}	Gate-to-drain charge			0.2	0.25	
L _D	Internal drain inductance			7		nH
LS	Internal source inductance			7		ш
Rg	Internal gate resistance			0.25		Ω

thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 5 and 8		90	·	
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 6 and 8		52		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 7 and 8		28		

NOTES: 5. Package mounted on a FR4 printed-circuit board with no heatsink.

- 6. Package mounted on a 24 in², 4-layer FR4 printed-circuit board.
- 7. Package mounted in intimate contact with infinite heatsink.
- 8. All outputs with equal power

PARAMETER MEASUREMENT INFORMATION





Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diodes




PARAMETER MEASUREMENT INFORMATION



†IRM = maximum recovery current

Figure 2. Reverse-Recovery-Current Waveform of Source-to-Drain Diodes



NOTE A: C_L includes probe and jig capacitance.

Figure 3. Resistive-Switching Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION





Figure 4. Gate-Charge Test Circuit and Voltage Waveform

TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE JUNCTION TEMPERATURE 2.5 VGS(th) - Gate-to-Source Threshold Voltage - V V_{DS} = V_{GS} $I_D = 10 \text{ mA}$ Q1A, Q1B, Q2A, Q2B $I_D = 100 \,\mu\text{A}$ 1.5 $I_D = 1 \text{ mA}$ 0.5 - 40 - 20 20 40 60 80 100 120 140 160 0 T_.I - Junction Temperature - °C

Figure 5



TEXAS

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE






Figure 8

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE








Figure 11




Figure 13




Figure 12

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 14






Figure 15




Figure 17




Figure 16




Figure 18



Figure 19

DRAIN-TO-SOURCE VOLTAGE AND




Figure 21

SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE




Figure 20

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE




Figure 22

REVERSE RECOVERY TIME

REVERSE di/dt 70 T_J = 25°C See Figures 1 and 2 60 trr - Reverse Recovery Time - ns 50 I_S = 750 mA Q3A, Q4A, Q5A 40 30 20 I_S = 750 mA Q1A, Q1B 10 0 20 40 80 100 120 140 160 180 200 Reverse di/dt - A/µs

Figure 23



THERMAL INFORMATION

MAXIMUM DRAIN CURRENT vs






Figure 24

MAXIMUM DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




Figure 25



[†]Less than 10% duty cycle

[‡] Device is mounted on a 24 in², 4 layer FR4 printed-circuit board.

[§] Device is mounted in intimate contact with infinite heatsink.


[¶]Less than 2% duty cycle

SLIS054 - OCTOBER 1996

THERMAL INFORMATION

DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE

PULSE DURATION



[†] Device is mounted on 24 in², 4-layer FR4 printed circuit board with no heat sink.

NOTE A: $Z_{\theta B}(t) = r(t) R_{\theta JB}$ $t_W = \text{pulse duration}$ $t_C = \text{cycle time}$ $d = \text{duty cycle} = t_W/t_C$

Figure 26



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated