FAIRCHILD
SEMICONDUCTOR ™

September 1995
Revised April 1999

74VHC112
Dual J-K Flip-Flops with Preset and Clear

General Description

The VHC112 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHC112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. The LOW signal on PR or CLR prevents clocking and forces Q and $\overline{Q}$ HIGH, respectively.

Simultaneous LOW signals on PR and CLR force both Q and $\overline{Q}$ HIGH.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High speed: f_{MAX} = 200 MHz (typ) at V_{CC} = 5.0V
- Low power dissipation: I_{CC} = 2 μA (max) at T_A = 25°C
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Power down protection is provided on all inputs
- Pin and function compatible with 74HC112

Ordering Code:

Order Number	Package Number	Package Description
74VHC112M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74VHC112SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC112MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC112N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Descriptions

Pin Names	Description
J_1, J_2, K_1, K_2	Data Inputs
CLK_1, CLK_2	Clock Pulse Inputs (Active Falling Edge)
CLR_1, CLR_2	Direct Clear Inputs (Active LOW)
PR_1, PR_2	Direct Preset Inputs (Active LOW)
Q_1, Q_2, $\overline{Q}_1$, $\overline{Q}_2$	Outputs

74VHC112 Dual J-K Flip-Flops with Preset and Clear

Truth Table

Inputs					Outputs	
PR	CLR	$\overline{CP}$	J	K	Q	$\overline{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H	H
H	H	$\smallfrown$	h	h	$\overline{Q}_0$	Q_0
H	H	$\smallfrown$	l	h	L	H
H	H	$\smallfrown$	h	l	H	L
H	H	$\smallfrown$	l	l	Q_0	$\overline{Q}_0$

H (h) = HIGH Voltage Level
L (l) = LOW Voltage Level
X = Immaterial
$\smallfrown$ = HIGH-to-LOW Clock Transition
Q_0 ($\overline{Q}_0$) = Before HIGH-to-LOW Transition of Clock
Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram

(One Half Shown)

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Input Voltage (V_{IN})	−0.5V to +7.0V
DC Output Voltage (V_{OUT})	−0.5V to V_{CC} + 0.5V
Input Diode Current (I_{IK})	−20 mA
Output Diode Current (I_{OK})	±20 mA
DC Output Current (I_{OUT})	±25 mA
DC V_{CC}/GND Current (I_{CC})	±50 mA
Storage Temperature (T_{STG})	−65°C to +150°C
Lead Temperature (T_L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC})	2.0V to +5.5V
Input Voltage (V_{IN})	0V to +5.5V
Output Voltage (V_{OUT})	0V to V_{CC}
Operating Temperature (T_{OPR})	−40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
V_{CC} = 3.3V ± 0.3V	0 ~ 100 ns/V
V_{CC} = 5.0V ± 0.5V	0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	T_A = 25°C			T_A = −40°C to +85°C		Units	Conditions	
			Min	Typ	Max	Min	Max			
V_{IH}	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 – 5.5	0.7 V_{CC}			0.7 V_{CC}				
V_{IL}	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 – 5.5			0.3 V_{CC}		0.3 V_{CC}			
V_{OH}	HIGH Level	2.0	1.9	2.0		1.9		V	V_{IN} = V_{IH} or V_{IL}	I_{OH} = −50 µA
	Output Voltage	3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		I_{OH} = −4 mA
		4.5	3.94			3.80				I_{OH} = −8 mA
V_{OL}	LOW Level	2.0		0.0	0.1		0.1	V	V_{IN} = V_{IH} or V_{IL}	I_{OL} = 50 µA
	Output Voltage	3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		I_{OL} = 4 mA
		4.5			0.36		0.44			I_{OL} = 8 mA
I_{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	µA	V_{IN} = 5.5V or GND	
I_{CC}	Quiescent Supply Current	5.5			2.0		20.0	µA	V_{IN} = V_{CC} or GND	

74VHC112

AC Electrical Characteristics

| Symbol	Parameter	V_CC (V)	T_A = 25°C			T_A = −40°C to +85°C		Units	Conditions
			Min	Typ	Max	Min	Max		
f_MAX	Maximum Clock	3.3 ± 0.3	110	150		100		MHz	C_L = 15 pF
	Frequency		90	120		80			C_L = 50 pF
		5.0 ± 0.5	150	200		135		MHz	C_L = 15 pF
			120	185		110			C_L = 50 pF
t_PLH	Propagation Delay	3.3 ± 0.3		8.5	11.0	1.0	13.4	ns	C_L = 15 pF
t_PHL	Time (CP to Q_n or $\overline{Q}_n$)			10.0	15.0	1.0	16.5		C_L = 50 pF
		5.0 ± 0.5		5.1	7.3	1.0	8.8	ns	C_L = 15 pF
				6.3	10.5	1.0	12.0		C_L = 50 pF
t_PLH	Propagation Delay Time	3.3 ± 0.3		6.7	10.2	1.0	11.7	ns	C_L = 15 pF
t_PHL	(PR or CLR to Q_n or $\overline{Q}_n$)			9.7	13.5	1.0	15.0		C_L = 50 pF
		5.0 ± 0.5		4.6	6.7	1.0	8.0	ns	C_L = 15 pF
				6.4	9.5	1.0	11.0		C_L = 50 pF
C_IN	Input Capacitance			4	10		10	pF	V_CC = Open
C_PD	Power Dissipation Capacitance			18				pF	(Note 3)

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/4$ (per F/F), and the total C_{PD} when n pcs of the Flip-Flop operate can be calculated by the following equation: C_{PD} (total) = 30 + 14 • n

AC Operating Requirements

| Symbol	Parameter	V_CC (Note 4) (V)	T_A = 25°C	T_A = −40°C to +85°C	Units
			Typ	Guaranteed Minimum	Guaranteed Minimum	
t_W	Minimum Pulse Width	3.3		5.0	5.0	ns
	(CP or CLR or PR)	5.0		5.0	5.0	
t_S	Minimum Setup Time	3.3		5.0	5.0	ns
	(J_n or K_n to CP_n)	5.0		4.0	4.0	
t_H	Minimum Hold Time	3.3		1.0	1.0	ns
	(J_n or K_n to CP_n)	5.0		1.0	1.0	
t_REC	Minimum Recovery Time	3.3		6.0	6.0	ns
	(CLR or PR to CP)	5.0		5.0	5.0	

Note 4: V_{CC} is 3.3 ± 0.3V or 5.0 ± 0.5V

Physical Dimensions inches (millimeters) unless otherwise noted

0.386 − 0.394
(9.804 − 10.00)

16 15 14 13 12 11 10 9

0.228 − 0.244
(5.791 − 6.198)

LEAD NO.1
IDENT

1 2 3 4 5 6 7 8

30°
TYP

0.010 MAX
(0.254)

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020
(0.254 − 0.508) ×45°

8° MAX TYP
ALL LEADS

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203) TYP

0.014 − 0.020
(0.356 − 0.508) TYP

M16A (REV H)

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M16A

16   9

0.295−0.319
(7.5−8.1)

0.205−0.213
(5.2−5.4)

1   8

0.394−0.402
(10.0−10.2)

(0.71
(1.8))

0.067−0.083
(1.7−2.1)

0.006−0.010
(0.15−0.25) TYP

0.006 (0.15)

SEATING
PLANE

0.050
(1.27) TYP

0.014−0.020
(0.35−0.50) TYP

0.000−0.010
(0−0.25)

0°−8° TYP

(0.049
(1.25) TYP)

0.016−0.031
(0.4−0.8) TYP

M16D (REV B)

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D

www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DIMENSIONS METRIC ONLY

7.72 TYP.
4.16 TYP.
(1.78 TYP)
0.42 TYP
0.65 TYP

LAND PATTERN RECOMMENDATION

5.0 ± 0.1
-A-
16   9

6.4

4.4 ± 0.1
-B-

3.2

1   8
PIN #1 IDENT.

GAGE PLANE
0.25

SEATING PLANE

0°-8°   0.6 ± 0.1

DETAIL A
TYPICAL, SCALE: 40X

⌂ 0.2 C B A
ALL LEAD TIPS

SEE DETAIL A

⌂ 0.1 C
ALL LEAD TIPS

-C-

0.65 TYP

0.19 - 0.30 TYP

(0.90)

1.1 MAX TYP

0.10 ± 0.05 TYP

0.09-0.20 TYP

⊕ 0.13 Ⓜ A B Ⓢ C Ⓢ

MTC16 (REV C)

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E

N16E (REV F)

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com