



## N-Channel Enhancement-Mode Vertical DMOS FETs

### Ordering Information

$BV_{DSS}$ / $BV_{DGS}$	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	Order Number / Package			
			TO-92	14-Pin P-DIP	TO-243AA*	Die†
50V	0.3Ω	2.4V	VN3205N3	VN3205N6	VN3205N8	VN3205ND

\* Same as SOT-89. Product supplied on 2000 piece carrier tape reels.

† MIL visual screening available

Product marking for TO-243AA:

**VN2L\***

Where \* = 2-week alpha date code

### Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low  $C_{ISS}$  and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

### Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

### Absolute Maximum Ratings

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	$BV_{DGS}$
Gate-to-Source Voltage	$\pm 20V$
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


Distance of 1.6 mm from case for 10 seconds.

### Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Package Options



## Thermal Characteristics

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>C</sub> = 25°C	θ <sub>jc</sub> °C/W	θ <sub>ja</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-92	1.2A	8.0A	1.0W	125	170	1.2A	8.0A
SOT-89	1.5A	8.0A	1.6W (T <sub>A</sub> = 25°C)	15	78 <sup>†</sup>	1.5A	8.0A
Plastic DIP	1.5A	8.0A	3.0W <sup>‡</sup>	41.6 <sup>‡</sup>	83.3 <sup>‡</sup>	1.5A	8.0A

\* I<sub>D</sub> (continuous) is limited by max rated T<sub>j</sub>. T<sub>A</sub> = 25°C.

<sup>†</sup> Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P<sub>D</sub> increase possible on ceramic substrate.

<sup>‡</sup> Total for package.

## Electrical Characteristics (@ 25°C unless otherwise specified)



Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage		50			V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 10mA
V <sub>GS(th)</sub>	Gate Threshold Voltage		0.8		2.4	V	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 10mA
ΔV <sub>GS(th)</sub>	Change in V <sub>GS(th)</sub> with Temperature			-4.3	-5.5	mV/°C	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 10mA
I <sub>GSS</sub>	Gate Body Leakage			1	100	nA	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			10	μA	V <sub>GS</sub> = 0V, V <sub>DS</sub> = Max Rating	
				1	mA	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0.8 Max Rating T <sub>A</sub> = 125°C	
I <sub>D(ON)</sub>	ON-State Drain Current		3.0	14		A	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 5V
R <sub>DS(ON)</sub>	Static Drain-to-Source ON-State Resistance	TO-92 and P-DIP		0.45	Ω	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 1.5A	
		SOT-89		0.45	Ω	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 0.75A	
		TO-92 and P-DIP		0.3	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3A	
		SOT-89		0.3	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.5A	
ΔR <sub>DS(ON)</sub>	Change in R <sub>DS(ON)</sub> with Temperature			0.85	1.2	%/°C	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3A
G <sub>FS</sub>	Forward Transconductance		1.0	1.5		Ω	V <sub>DS</sub> = 25V, I <sub>D</sub> = 2A
C <sub>ISS</sub>	Input Capacitance			220	300	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V f = 1 MHz
C <sub>OSS</sub>	Common Source Output Capacitance			70	120		
C <sub>RSS</sub>	Reverse Transfer Capacitance			20	30		
t <sub>d(ON)</sub>	Turn-ON Delay Time				10	ns	V <sub>DD</sub> = 25V I <sub>D</sub> = 2A R <sub>GEN</sub> = 10Ω
t <sub>r</sub>	Rise Time				15		
t <sub>d(OFF)</sub>	Turn-OFF Delay Time				25		
t <sub>f</sub>	Fall Time				25		
V <sub>SD</sub>	Diode Forward Voltage Drop				1.6	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 1.5A
t <sub>rr</sub>	Reverse Recovery Time			300		ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 1A

### Notes:







1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)

2. All A.C. parameters sample tested.

## Switching Waveforms and Test Circuit



## Typical Performance Curves



## Typical Performance Curves

