



VN920DSP

HIGH SIDE DRIVER

| TYPE | R _{DS(on)} | I _{OUT} | V _{CC} |
|----------|---------------------|------------------|-----------------|
| VN920DSP | 16 mΩ | 25 A | 36 V |

- CMOS COMPATIBLE INPUT
- ON STATE OPEN LOAD DETECTION
- OFF STATE OPEN LOAD DETECTION
- SHORTED LOAD PROTECTION
- UNDervoltage AND OVERVOLTAGE SHUTDOWN
- PROTECTION AGAINST LOSS OF GROUND
- VERY LOW STAND-BY CURRENT
- REVERSE BATTERY PROTECTION (*)

DESCRIPTION

The VN920DSP is a monolithic device made by using STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground.


Active V_{CC} pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table). Active current limitation



combined with thermal shutdown and automatic restart protect the device against overload.

The device detects open load condition both is on and off state. Output shorted to V_{CC} is detected in the off state. Device automatically turns off in case of ground pin disconnection.

BLOCK DIAGRAM




(*) See application schematic at page 8

VN920DSP


ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Value | Unit |
|-------------|---|--------------------|------------|
| V_{CC} | DC Supply Voltage | 41 | V |
| - V_{CC} | Reverse DC Supply Voltage | - 0.3 | V |
| - I_{GND} | DC Reverse Ground Pin Current | - 200 | mA |
| I_{OUT} | DC Output Current | Internally Limited | A |
| - I_{OUT} | Reverse DC Output Current | - 25 | A |
| I_{IN} | DC Input Current | +/- 10 | mA |
| I_{STAT} | DC Status Current | +/- 10 | mA |
| V_{ESD} | Electrostatic Discharge (Human Body Model: $R=1.5K\Omega$; $C=100pF$) | | |
| | - INPUT | 4000 | V |
| | - CURRENT SENSE | 4000 | V |
| | - OUTPUT | 5000 | V |
| E_{MAX} | - V_{CC} | 5000 | V |
| | Maximum Switching Energy ($L=0.25mH$; $R_L=0\Omega$; $V_{bat}=13.5V$; $T_{jstart}=150^\circ C$; $I_L=45A$) | 362 | mJ |
| P_{tot} | Power Dissipation $T_C=25^\circ C$ | 96.1 | W |
| T_j | Junction Operating Temperature | Internally Limited | $^\circ C$ |
| T_c | Case Operating Temperature | - 40 to 150 | $^\circ C$ |
| T_{stg} | Storage Temperature | - 55 to 150 | $^\circ C$ |

CONNECTION DIAGRAM (TOP VIEW)



CURRENT AND VOLTAGE CONVENTIONS



THERMAL DATA

| Symbol | Parameter | Value | Unit |
|-----------------------|-------------------------------------|----------|------|
| $R_{\text{thj-case}}$ | Thermal Resistance Junction-case | 1.3 | °C/W |
| $R_{\text{thj-amb}}$ | Thermal Resistance Junction-ambient | 51.3 (*) | °C/W |

(*) When mounted on a standard single-sided FR-4 board with 0.5cm^2 of Cu (at least $35\mu\text{m}$ thick).

ELECTRICAL CHARACTERISTICS (8V < V_{CC} < 36V; -40°C < T_j < 150°C unless otherwise specified)**POWER**

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
|----------------------|-----------------------------------|---|-----|-----|-----|------------------|
| V_{CC} | Operating Supply Voltage | | 5.5 | 13 | 36 | V |
| V_{USD} | Undervoltage Shut-down | | 3 | 4 | 5.5 | V |
| V_{USDhyst} | Undervoltage Shut-down hysteresis | | | 0.5 | | V |
| V_{OV} | Oversupply Shut-down | | 36 | | | V |
| R_{ON} | On State Resistance | $I_{\text{OUT}}=10\text{A}; T_j=25^\circ\text{C}$ | | | 16 | $\text{m}\Omega$ |
| | | $I_{\text{OUT}}=10\text{A}$ | | | 30 | $\text{m}\Omega$ |
| | | $I_{\text{OUT}}=3\text{A}; V_{\text{CC}}=6\text{V}$ | | | 50 | $\text{m}\Omega$ |
| I_S | Supply Current | Off State; $V_{\text{CC}}=13\text{V}; V_{\text{IN}}=V_{\text{OUT}}=0\text{V}$ | | 10 | 25 | μA |
| | | Off State; $V_{\text{CC}}=13\text{V}; V_{\text{IN}}=V_{\text{OUT}}=0\text{V}; T_j=25^\circ\text{C}$ | | 10 | 20 | μA |
| | | On State; $V_{\text{CC}}=13\text{V}; V_{\text{IN}}=5\text{V}; I_{\text{OUT}}=0\text{A}$ | | | 5 | mA |
| $I_{\text{L(off1)}}$ | Off State Output Current | $V_{\text{IN}}=V_{\text{OUT}}=0\text{V}$ | 0 | | 50 | μA |
| $I_{\text{L(off2)}}$ | Off State Output Current | $V_{\text{IN}}=0\text{V}; V_{\text{OUT}}=3.5\text{V}$ | -75 | | 0 | μA |
| $I_{\text{L(off3)}}$ | Off State Output Current | $V_{\text{IN}}=V_{\text{OUT}}=0\text{V}; V_{\text{CC}}=13\text{V}; T_j=125^\circ\text{C}$ | | | 5 | μA |
| $I_{\text{L(off4)}}$ | Off State Output Current | $V_{\text{IN}}=V_{\text{OUT}}=0\text{V}; V_{\text{CC}}=13\text{V}; T_j=25^\circ\text{C}$ | | | 3 | μA |

SWITCHING ($V_{\text{CC}}=13\text{V}$)

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
|-------------------------------------|------------------------|-----------------|-----|----------------------|-----|------------------------|
| $t_{\text{d(on)}}$ | Turn-on Delay Time | $R_L=1.3\Omega$ | | 50 | | μs |
| $t_{\text{d(off)}}$ | Turn-off Delay Time | $R_L=1.3\Omega$ | | 50 | | μs |
| $dV_{\text{OUT}}/dt_{(\text{on})}$ | Turn-on Voltage Slope | $R_L=1.3\Omega$ | | See relative diagram | | $\text{V}/\mu\text{s}$ |
| $dV_{\text{OUT}}/dt_{(\text{off})}$ | Turn-off Voltage Slope | $R_L=1.3\Omega$ | | See relative diagram | | $\text{V}/\mu\text{s}$ |

INPUT PIN

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
|----------------------|--------------------------|------------------------------|------|------|------|---------------|
| V_{IL} | Input Low Level | | | | 1.25 | V |
| I_{IL} | Low Level Input Current | $V_{\text{IN}}=1.25\text{V}$ | 1 | | | μA |
| V_{IH} | Input High Level | | 3.25 | | | V |
| I_{IH} | High Level Input Current | $V_{\text{IN}}=3.25\text{V}$ | | | 10 | μA |
| $V_{\text{I(hyst)}}$ | Input Hysteresis Voltage | | 0.5 | | | V |
| V_{ICL} | Input Clamp Voltage | $I_{\text{IN}}=1\text{mA}$ | 6 | 6.8 | 8 | V |
| | | $I_{\text{IN}}=-1\text{mA}$ | | -0.7 | | V |

VN920DSP

ELECTRICAL CHARACTERISTICS (continued)

STATUS PIN



| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
|-------------|------------------------------|---|-----|-------------|-----|---------------|
| V_{STAT} | Status Low Output Voltage | $I_{STAT}=1.6\text{mA}$ | | | 0.5 | V |
| I_{LSTAT} | Status Leakage Current | Normal Operation $V_{STAT}=5\text{V}$ | | | 10 | μA |
| C_{STAT} | Status Pin Input Capacitance | Normal Operation $V_{STAT}=5\text{V}$ | | | 100 | pF |
| V_{SCL} | Status Clamp Voltage | $I_{STAT}=1\text{mA}$ $I_{STAT}=-1\text{mA}$ | 6 | 6.8 -0.7 | 8 | V V |


PROTECTIONS

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
|-------------|------------------------------------|---|-------------|-------------|-------------|--------------------|
| T_{TSD} | Shut-down Temperature | | 150 | 175 | 200 | $^{\circ}\text{C}$ |
| T_R | Reset Temperature | | | 135 | | $^{\circ}\text{C}$ |
| T_{hyst} | Thermal Hysteresis | | 7 | 15 | | $^{\circ}\text{C}$ |
| t_{SDL} | Status delay in overload condition | $T_j > T_{TSD}$ | | | 20 | μs |
| I_{lim} | Current limitation | $5.5\text{V} < V_{CC} < 36\text{V}$ | 30 | 45 | 75 75 | A A |
| V_{demag} | Turn-off Output Clamp Voltage | $I_{OUT}=2\text{A}$; $V_{IN}=0\text{V}$; $L=6\text{mH}$ | $V_{CC}-41$ | $V_{CC}-48$ | $V_{CC}-55$ | V |

OPENLOAD DETECTION

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
|----------------|--|---------------------|-----|-----|------|---------------|
| I_{OL} | Openload ON State Detection Threshold | $V_{IN}=5\text{V}$ | 300 | 500 | 700 | mA |
| $t_{DOL(on)}$ | Openload ON State Detection Delay | $I_{OUT}=0\text{A}$ | | | 200 | μs |
| V_{OL} | Openload OFF State Voltage Detection Threshold | $V_{IN}=0\text{V}$ | 1.5 | 2.5 | 3.5 | V |
| $t_{DOL(off)}$ | Openload Detection Delay at Turn Off | | | | 1000 | μs |



Switching time Waveforms**TRUTH TABLE**

| CONDITIONS | INPUT | OUTPUT | STATUS |
|---------------------------|--------|--------|-----------------------|
| Normal Operation | L H | L H | H H |
| Current Limitation | L | L | H |
| | H | X | ($T_j < T_{TSD}$) H |
| | H | X | ($T_j > T_{TSD}$) L |
| Overtemperature | L H | L L | H L |
| Undervoltage | L H | L L | X X |
| Overvoltage | L H | L L | H H |
| Output Voltage $> V_{OL}$ | L H | H H | L H |
| Output Current $< I_{OL}$ | L H | L H | H L |


VN920DSP

ELECTRICAL TRANSIENT REQUIREMENTS ON V_{CC} PIN

| ISO T/R 7637/1 Test Pulse | TEST LEVELS | | | | Delays and Impedance |
|------------------------------|-------------|---------|---------|---------|-------------------------|
| | I | II | III | IV | |
| 1 | -25 V | -50 V | -75 V | -100 V | 2 ms 10 Ω |
| 2 | +25 V | +50 V | +75 V | +100 V | 0.2 ms 10 Ω |
| 3a | -25 V | -50 V | -100 V | -150 V | 0.1 μs 50 Ω |
| 3b | +25 V | +50 V | +75 V | +100 V | 0.1 μs 50 Ω |
| 4 | -4 V | -5 V | -6 V | -7 V | 100 ms, 0.01 Ω |
| 5 | +26.5 V | +46.5 V | +66.5 V | +86.5 V | 400 ms, 2 Ω |


| ISO T/R 7637/1 Test Pulse | TEST LEVELS RESULTS | | | |
|------------------------------|---------------------|----|-----|----|
| | I | II | III | IV |
| 1 | C | C | C | C |
| 2 | C | C | C | C |
| 3a | C | C | C | C |
| 3b | C | C | C | C |
| 4 | C | C | C | C |
| 5 | C | E | E | E |

| CLASS | CONTENTS |
|-------|---|
| C | All functions of the device are performed as designed after exposure to disturbance. |
| E | One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device. |

Figure1: Waveforms

VN920DSP

APPLICATION SCHEMATIC



GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line (R_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

- 1) $R_{GND} \leq 600\text{mV} / (I_{S(on)\max})$.
- 2) $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in R_{GND} (when $V_{CC}<0$: during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)\max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the R_{GND} will produce a shift ($I_{S(on)\max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggest to utilize Solution 2 (see below).

Solution 2: A diode (D_{GND}) in the ground line.

A resistor ($R_{GND}=1\text{k}\Omega$) should be inserted in parallel to D_{GND} if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift ($\approx 600\text{mV}$) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

LOAD DUMP PROTECTION

D_{id} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds V_{CC} max DC rating. The same applies if the device will be subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

μC I/Os PROTECTION:

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μ C I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μ C and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μ C I/Os.


$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:


For $V_{CCpeak} = -100\text{V}$ and $I_{latchup} \geq 20\text{mA}$; $V_{OH\mu C} \geq 4.5\text{V}$
 $5\text{k}\Omega \leq R_{prot} \leq 65\text{k}\Omega$.

Recommended R_{prot} value is $10\text{k}\Omega$.


Off State Output Current




High Level Input Current




Input Clamp Voltage




Input High Level



Input Low Level




Input Hysteresis Voltage




VN920DSP


Overvoltage Shutdown




I_{LIM} Vs T_{case}




Turn-on Voltage Slope




Turn-off Voltage Slope




On State Resistance Vs T_{case}




On State Resistance Vs V_{cc}




Status Leakage Current



Status Clamp Voltage




Status Low Output Voltage



VN920DSP

Maximum turn off current versus load inductance



A = Single Pulse at $T_{Jstart}=150^{\circ}\text{C}$

B= Repetitive pulse at $T_{Jstart}=100^{\circ}\text{C}$


C= Repetitive Pulse at $T_{Jstart}=125^{\circ}\text{C}$

Conditions:

$V_{CC}=13.5\text{V}$


Values are generated with $R_L=0\Omega$

In case of repetitive pulses, T_{Jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.




PowerSO-10™ THERMAL DATA

PowerSO-10™ PC Board




Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area= 58mm x 58mm, PCB thickness=2mm, Cu thickness=35 μ m, Copper areas: from minimum pad lay-out to 8cm 2).

$R_{thj-amb}$ Vs PCB copper area in open box free air condition




VN920DSP

PowerSO-10 Thermal Impedance Junction Ambient Single Pulse



Thermal fitting model of a single channel HSD in PowerSO-10



Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$


where $\delta = t_p/T$

Thermal Parameter

| Area/island (cm ²) | Footprint | 6 |
|--------------------------------|-----------|----|
| R1 (°C/W) | 0.02 | |
| R2 (°C/W) | 0.1 | |
| R3 (°C/W) | 0.2 | |
| R4 (°C/W) | 0.8 | |
| R5 (°C/W) | 12 | |
| R6 (°C/W) | 37 | 22 |
| C1 (W.s/°C) | 0.0015 | |
| C2 (W.s/°C) | 7.00E-03 | |
| C3 (W.s/°C) | 0.015 | |
| C4 (W.s/°C) | 0.3 | |
| C5 (W.s/°C) | 0.75 | |
| C6 (W.s/°C) | 3 | 5 |

| PowerSO-10™ MECHANICAL DATA | | | | | | |
|-----------------------------|-------|------|-------|-------|-------|--------|
| DIM. | mm. | | | inch | | |
| | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 3.35 | | 3.65 | 0.132 | | 0.144 |
| A (*) | 3.4 | | 3.6 | 0.134 | | 0.142 |
| A1 | 0.00 | | 0.10 | 0.000 | | 0.004 |
| B | 0.40 | | 0.60 | 0.016 | | 0.024 |
| B (*) | 0.37 | | 0.53 | 0.014 | | 0.021 |
| C | 0.35 | | 0.55 | 0.013 | | 0.022 |
| C (*) | 0.23 | | 0.32 | 0.009 | | 0.0126 |
| D | 9.40 | | 9.60 | 0.370 | | 0.378 |
| D1 | 7.40 | | 7.60 | 0.291 | | 0.300 |
| E | 9.30 | | 9.50 | 0.366 | | 0.374 |
| E2 | 7.20 | | 7.60 | 0.283 | | 300 |
| E2 (*) | 7.30 | | 7.50 | 0.287 | | 0.295 |
| E4 | 5.90 | | 6.10 | 0.232 | | 0.240 |
| E4 (*) | 5.90 | | 6.30 | 0.232 | | 0.248 |
| e | | 1.27 | | | 0.050 | |
| F | 1.25 | | 1.35 | 0.049 | | 0.053 |
| F (*) | 1.20 | | 1.40 | 0.047 | | 0.055 |
| H | 13.80 | | 14.40 | 0.543 | | 0.567 |
| H (*) | 13.85 | | 14.35 | 0.545 | | 0.565 |
| h | | 0.50 | | | 0.002 | |
| L | 1.20 | | 1.80 | 0.047 | | 0.070 |
| L (*) | 0.80 | | 1.10 | 0.031 | | 0.043 |
| α | 0° | | 8° | 0° | | 8° |
| α (*) | 2° | | 8° | 2° | | 8° |


(*) Muar only POA P013P




P095A

VN920DSP


PowerSO-10™ SUGGESTED PAD LAYOUT



TUBE SHIPMENT (no suffix)



TAPE AND REEL SHIPMENT (suffix "13TR")





TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986

| | | |
|--------------------------|------------------------------------|------|
| Tape width | W | 24 |
| Tape Hole Spacing | P0 (± 0.1) | 4 |
| Component Spacing | P | 24 |
| Hole Diameter | D ($\pm 0.1/-0$) | 1.5 |
| Hole Diameter | D1 (min) | 1.5 |
| Hole Position | F (± 0.05) | 11.5 |
| Compartment Depth | K (max) | 6.5 |
| Hole Spacing | P1 (± 0.1) | 2 |

All dimensions are in mm.



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>