捷多邦,专业PCB打**SN54LVT8986。SN74LVT8986**

3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS

SCBS759B - OCTOBER 2002 - REVISED APRIL 2003

- Members of the Texas Instruments (TI)
 Family of JTAG Scan-Support Products
- Extend Scan Access From Board Level to Higher Level of System Integration
- Three IEEE Std 1149.1-Compatible Configurable Secondary Scan Paths to One Primary Scan Path
- Multiple Devices Can Be Cascaded to Link
 24 Secondary Scan Paths to One Primary
 Scan Path
- Simple (Linking Shadow) Protocol Is Used to Connect the Primary Test Access Port (TAP) to Secondary TAPs. This Single Protocol Is Used to Address and Configure the Secondary Scan Path.
- The LASP(8986) and ASP(8996) Can Be Configured on the Same Backplane Using Similar Shadow Protocols
- Linking Shadow Protocols Can Occur in Any of Test-Logic-Reset, Run-Test/Idle, Pause-DR, Pause-IR TAP States to Provide Board-to-Board and Built-In Self-Test

- Bypass (BYP₅-BYP₀) Forces Primary to Configured Secondary Paths Without Use of Linking Shadow Protocols
- Connect (CON₂-CON₀) Provides Indication of Primary-to-Secondary Paths Connections
- Secondary TAPs Can Be Configured at High Impedance Via the OE Input to Allow an Alternate Test Master to Take Control of the Secondary TAPs
- High-Drive Outputs (-32 mA I_{OH}, 64 mA I_{OL})
 Support Backplane Interface at Primary
 Outputs and High Fanout at Secondary
 Outputs
- While Powered at 3.3 V, Both the Primary and Secondary TAPs Are Fully 5-V Tolerant for Interfacing 5-V and/or 3.3-V Masters and Targets
- Package Options Include Plastic BGA (GGV) and LQFP (PM) Packages and Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacing

description/ordering information

The 'LVT8986 Linking Addressable Scan Ports (LASPs) are members of the Texas Instruments family of IEEE Std 1149.1 (JTAG) scan-support products. The scan-support product family facilitates testing of fully boundary-scannable devices. The LASP applies linking shadow protocols through the test access port (TAP) to extend scan access to the system level and divide scan chains at the board level.

The LASP consists of a primary TAP for interfacing to the backplane IEEE Std 1149.1 serial-bus signals (PTDI, PTMS, PTCK, PTDO, PRTST) and three secondary TAPs for interfacing to the board-level IEEE Std 1149.1 serial-bus signals. Each secondary TAP consists of signals STDI_X, STMS_X, STCK_X, STDO_X, and STRST_X. Conceptually, the LASP is a simple switch that can be used to connect directly a set of primary TAP signals to a set of secondary TAP signals—for example, to interface backplane TAP signals to a board-level TAP. The LASP provides all signal buffering that might be required at these two interfaces. Primary-to-secondary TAP connections can be configured with the help of linking shadow protocol or protocol bypass (BYP₅–BYP₀) inputs. All possible configurations are tabulated in Function Tables 1, 2, and 3.

ORDERING INFORMATION

TA	PACKAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
–40°C to 85°C	PBGA (GGV)	SN <mark>74LVT89</mark> 86GGV	LVT8986		
-40 C to 65 C	LQFP – PM	SN74LVT8986PM	LVT8986		
-55°C to 125°C	CFP – HV	SNJ54LVT8986HV	SNJ54LVT8986HV		


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




GGV package pinout (top view)

	1	2	3	4	5	6	7	8
A	AO	STRST ₀	GND	STDO ₀	sx _O	GND	STMS ₁	STDI ₁
В	A1	ŌĒ	STMS ₀	SY ₀	Vcc	STCK ₁	Vcc	STDO ₁
С	GND	A2	STCK ₀	STDI ₀	CON ₀	SY ₁	GND	SX ₁
D	A5	A6	A4	А3	STRST ₁	CON₁	Vcc	STRST ₂
E	A8	A7	A9	BYP ₅	GND	STDI ₂	STCK ₂	STMS ₂
F	P ₀	P ₁	P ₂	PTRST	PTDO	PY	SY ₂	STDO ₂
G	Vcc	BYP ₀	BYP3	PTMS	PTDI	GND	PX	sx ₂
н	BYP ₁	BYP ₂	BYP ₄	PTCK	CTDI	CTDO	Vcc	CON ₂



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003



NC - No internal connection

description/ordering information (continued)

Most operations of the LASP are synchronous to the primary test clock (PTCK) input. PTCK always is buffered directly onto the secondary test clock (STCK2–STCK0) outputs. Upon power up of the device, the LASP assumes a condition in which the primary TAP is disconnected from the secondary TAPs (unless the bypass signals are used, as shown in Function Tables 1 and 2). This reset condition also can be entered by asserting the primary test reset (\overline{PTRST}) input or by using the linking shadow protocol. \overline{PTRST} always is buffered directly onto the secondary test reset (\overline{STRST}_2 – \overline{STRST}_0) outputs, ensuring that the LASP and its associated secondary TAPs can be reset simultaneously. The primary test data output (PTDO) can be configured to receive secondary test data inputs (STDI2–STDI0). Secondary test data outputs (STDO2–STDO0) can be configured to receive either the primary test data input (PTDI), STDI2–STDI0, or the cascade test data input (CTDI). Cascade test data output (CTDO) can be configured to receive either of STDI2–STDI0, or CTDI. CTDI and CTDO facilitate cascading multiple LASPs, which is explained in the latter part of this section. Similarly, secondary test-mode select (STMS2–STMS0) outputs can be configured to receive the primary test-mode select (PTMS) input. When any secondary TAP is disconnected, its respective STDO is at high impedance. Upon disconnecting the secondary TAP, the corresponding STMS holds its last low or high level, allowing the secondary TAP to be held in its last stable state.



description/ordering information (continued)


The address (A_9-A_0) inputs to the LASP are used to identify the LASP. The position (P_2-P_0) inputs to the LASP are used to identify the position of the LASP within a cascade chain when multiple LASPs are cascaded. Up to 8 LASPs can be cascaded to link a maximum of 24 secondary scan paths to 1 primary scan path.

In a system, primary-to-secondary connection is based on linking shadow protocols that are received and acknowledged on PTDI and PTDO, respectively. These protocols can occur in any of the stable TAP states, other than Shift-DR or Shift-IR (i.e., Test-Logic-Reset, Run-Test/Idle, Pause-DR or Pause-IR). The essential nature of the protocols is to receive/transmit an address, position the LASP in the cascade chain that is being configured, and configuration of secondary TAPs via a serial bit-pair signaling scheme. When address and position bits received serially at PTDI match those at the parallel address (A_9 – A_0) inputs and position (P_2 – P_0) inputs respectively, the secondary TAPs are configured per the configuration bits received during the linking shadow protocol, then LASP serially retransmits the entire linking shadow protocol as an acknowledgment and assumes the connected (ON) status. If the received address or position does not match that at the address (A_9 – A_0) inputs or position (P_2 – P_0) inputs, the LASP immediately assumes the disconnected (OFF) status, without acknowledgment.

The LASP also supports three dedicated addresses that can be received globally (that is, to which all LASPs respond) during shadow protocols. Receipt of the dedicated disconnect address (DSA) causes the LASP to disconnect in the same fashion as a nonmatching address. Reservation of this address for global use ensures that at least one address is available to disconnect all receiving LASPs. The DSA is especially useful when the secondary TAPs of multiple LASPs are to be left in different stable states. Receipt of the reset address (RSA) causes the LASP to assume the reset condition. Receipt of the test-synchronization address (TSA) causes the LASP to assume a connect status (MULTICAST) in which PTDO is at high impedance, but the configuration of the secondary TAPs are maintained to allow simultaneous operation of the secondary TAPs of multiple LASPs. This is useful for multicast TAP-state movement, simultaneous test operation, such as in Run-Test/Idle state, and scanning of common test data into multiple like scan chains. The MULTICAST status may also be useful for concurrent in-system programming (ISP) of common modules. The TSA is valid only when received in the Pause-DR or Pause-IR TAP states. Refer to Table 9 for different address mapping.

Alternatively, primary-to-secondary connection can be selected by asserting a low level at the bypass (BYP $_5$) input. The remaining bypass ($\overline{BYP_4}$ – $\overline{BYP_0}$) inputs are used for configuring the secondary TAPs as shown in Table 1 and Table 2. This operation is asynchronous to PTCK and is independent of \overline{PTRST} and/or power-up reset. This bypassing feature is especially useful in the board-test environment because it allows board-level automated test equipment (ATE) to treat the LASP as a simple transceiver. When $\overline{BYP_5}$ is high, the LASP is free to respond to linking shadow protocols. Otherwise, when $\overline{BYP_5}$ is low, linking shadow protocols are ignored. Whether the connected status is achieved by use of linking shadow protocol or by use of bypass inputs, this status is indicated by a low level at the connect ($\overline{CON_2}$ – $\overline{CON_0}$) outputs. Likewise, when the secondary TAP is disconnected from the primary TAP, the corresponding \overline{CON} output is high. Each secondary TAP has a pass-through input and output consisting of SX $_2$ –SX $_0$ and SY $_2$ –SY $_0$, respectively. Similarly, the primary TAP also has a pass-through input and output consisting of PX and PY, respectively. Pass-through input PX drives the SY outputs of the secondary TAPs that are connected to the primary TAP. Disconnected secondary TAPs have their SY outputs at high impedance. Pass-through inputs SY $_2$ –SY $_0$ of the connected secondary TAPs are logically ANDed and drive the PY output. Refer to Table 4–7 for pass-through input/output operation.

functional block diagram





FUNCTION TABLE 1 (primary to secondary connect status)

			INPU	rs			LINKING SHADOW	PRIMARY-TO- SECONDARY	OUTPUTS			
BYP ₅	BYP ₄	BYP ₃	BYP ₂	BYP ₁	BYP ₀	PTRST	PROTOCOL RESULT	CONNECT STATUS	CON ₂	CON ₁	CON ₀	
L	Χ	Χ	Н	Н	Н	L	_	BYP/TRST	Н	Н	Н	
L	Χ	Χ	Н	Н	L	L	-	BYP/TRST	Н	Н	L	
L	Χ	Χ	Н	L	Н	L	_	BYP/TRST	Н	L	Н	
L	Х	Χ	Н	L	L	L	-	BYP/TRST	Н	L	L	
L	Х	Х	L	Н	Н	L	-	BYP/TRST	L	Н	Н	
L	Χ	Х	L	Н	L	L	_	BYP/TRST	L	Н	L	
L	Χ	Χ	L	L	Н	L	_	BYP/TRST	L	L	Н	
L	Χ	Χ	L	L	L	L	-	BYP/TRST	L	L	L	
L	Χ	Χ	Н	Н	Н	Н	-	BYP	Н	Н	Н	
L	Х	Χ	Н	Н	L	Н	-	BYP	Н	Н	L	
L	Х	Х	Н	L	Н	Н	-	BYP	Н	L	Н	
L	Х	Х	Н	L	L	Н	-	BYP	Н	L	L	
L	Χ	Χ	L	Н	Н	Н	_	BYP	L	Н	Н	
L	Х	Х	L	Н	L	Η	_	BYP	L	Η	L	
L	Χ	Χ	L	L	Н	Н	_	BYP	L	L	Н	
L	Х	Χ	L	L	L	Н	-	BYP	L	L	L	
Н	Х	Χ	Χ	Χ	Х	L	-	TRST	Н	Н	Н	
Н	Х	Χ	Х	Х	Х	Н	RESET	RESET	Н	Н	Н	
Н	Χ	Χ	Χ	Х	Χ	Н	MATCH	ON	See F	unction Ta	able 3	
Н	Х	Х	Х	Х	Х	Н	NO MATCH	OFF	Н	Н	Н	
Н	Х	Χ	Х	Х	Х	Н	HARD ERROR	OFF	Н	Н	Н	
Н	Х	Χ	Х	Х	Х	Н	DISCONNECT	OFF	Н	Н	Н	
Н	Х	Х	Х	Х	Х	Н	TEST SYNCHRONIZATION	MULTICAST	· ·	See Note 1		

NOTE 1: The result of receipt of the test synchronization address (TSA) on a secondary TAP, whose TAP state is Pause-DR or Pause-IR, is ON and the corresponding $\overline{\text{CON}}$ output is set low. The result of receipt of the TSA on a secondary TAP whose TAP state is Test-Logic-Reset or Run-Test-Idle is disconnect, and the corresponding CON output is set high.

FUNCTION TABLE 2 (secondary TAP configuration using bypass inputs)

INPUTS		LINKING SHADOW	OUTPUTS									
BYP ₅₋₀	PTRST	PROTOCOL RESULT	STRST 2-0	STCK 2-0	STMS ₂	STMS ₁	STMS ₀	STDO ₂	STDO ₁	STDO ₀	PTDO	СТДО
LLLHHH	L	-	L	PTCK	н†	н†	н†	Z	Z	Z	Z	CTDI
LLLHHL	L	_	L	PTCK	H†	н†	н†	Z	Z	PTDI	STDI ₀	STDI ₀
LLLHLH	L	_	L	PTCK	н†	н†	н†	Z	PTDI	Z	STDI ₁	STDI ₁
LLLHLL	L	-	L	PTCK	н†	н†	н†	Z	STDI ₀	PTDI	STDI ₁	STDI ₁
LLLLHH	L	_	L	PTCK	H [†]	H [†]	нt	PTDI	Z	Z	STDI ₂	STDI ₂
LLLLHL	L	_	L	PTCK	н† ·	н† ·	н† ·	STDI ₀	Z	PTDI	STDI ₂	STDI ₂
LLLLLH	L	_	L	PTCK	H [†]	H [†]	нt	STDI ₁	PTDI	Z	STDI ₂	STDI ₂
LLLLLL	L		L	PTCK	H [†]	H [†]	H [†]	STDI ₁	STDI ₀	PTDI	STDI ₂	STDI ₂
LLHHHH	L	_	L	PTCK	H [†]	H [†]	H [†]	Z	Z	Z	Z	CTDI
LLHHHL	L	_	L	PTCK	н†	н†	н†	Z	Z	PTDI	Z	STDI∩
LLHHLH	L	=	L	PTCK	H [†]	H [†]	H [†]	Z	PTDI	Z	Z	STDI ₁
LLHHLL	L	-	L	PTCK	н†	н†	н†	Z	STDI ₀	PTDI	Z	STDI ₁
LLHLHH	L	_	L	PTCK	н†	н†	н†	PTDI	Z	Z	Z	STDI ₂
LLHLHL	L	_	L	PTCK	H [†]	н†	н†	STDI ₀	Z	PTDI	Z	STDI ₂
LLHLLH	L	-	L	PTCK	н†	н†	н†	STDI ₁	PTDI	Z	Z	STDI ₂
LLHLLL	L	_	L	PTCK	н†	н†	н†	STDI ₁	STDI ₀	PTDI	Z	STDI ₂
				DTO!	+	+	+			<u> </u>	_	075
LHLHHH	L .	_	L	PTCK	H [†]	H†	H†	Z -	Z	Z	Z	CTDI
LHLHHL	L	_	L	PTCK	н†	н†	н†	Z	Z	CTDI	STDI ₀	STDI ₀
LHLHLH	L	_	L	PTCK	н†	H [†]	н†	Z	CTDI	Z	STDI ₁	STDI ₁
LHLHLL	L		L	PTCK	н† н†	H [†]	н† н†	Z	STDI ₀	CTDI Z	STDI ₁	STDI ₁
LHLLHH	L L	<u> </u>	L	PTCK PTCK	H†	H†	H†	CTDI STDI ₀	Z Z	CTDI	STDI ₂	STDI ₂
	L		L	PTCK	H [†]	H [†]	H [†]	STDI ₀	CTDI	Z	STDI ₂	STDI ₂
	L	<u> </u>	L	PTCK	H†	H†	H†	STDI ₁	STDI ₀	CTDI	STDI ₂	STDI ₂
			_	TTOK		1111	1111	OTDIT	01010	OIBI	01012	01012
LHHHHH	L	_	L	PTCK	н†	н†	н†	Z	Z	Z	Z	CTDI
LHHHHL	L	-	L	PTCK	H [†]	H [†]	H†	Z	Z	CTDI	Z	STDI ₀
LHHHLH	L	=	L	PTCK	H [†]	н†	н†	Z	CTDI	Z	Z	STDI ₁
LHHHLL	L	_	L	PTCK	н†	н†	н†	Z	STDI ₀	CTDI	Z	STDI ₁
LHHLHH	L	_	L	PTCK	H [†]	н†	H [†]	CTDI	Z	Z	Z	STDI ₂
LHHLHL	L	-	L	PTCK	н†	н†	н†	STDI ₀	Z	CTDI	Z	STDI ₂
LHHLLH	L	_	L	PTCK	н†	н†	н†	STDI ₁	CTDI	Z	Z	STDI ₂
LHHLLL	L	-	L	PTCK	н†	н†	н†	STDI ₁	STDI ₀	CTDI	Z	STDI ₂
LLLHHH	Н		Н	PTCK	STMS ₂ ‡	STMS ₁ ‡	STMS ₀ ‡	Z	Z	Z	Z	CTDI
LLLHHL	Н	-	Н	PTCK	STMS ₂ ‡		PTMS	Z	Z	PTDI	STDI ₀	STDI ₀
LLLHLH	Н	=	Н	PTCK	STMS ₂ ‡	PTMS	STMS ₀ ‡	Z	PTDI	Z	STDI ₁	STDI ₁
LLLHLL	Н	_	Н	PTCK	STMS ₂ ‡	PTMS	PTMS	Z	STDI ₀	PTDI	STDI ₁	STDI ₁
LLLLHH	Н	_	Н	PTCK	PTMS	STMS ₁ ‡	STMS ₀ ‡	PTDI	Z	Z	STDI ₂	STDI ₂
LLLLHL	Н	_	Н	PTCK	PTMS	STMS ₁ ‡	PTMS	STDI ₀	Z	PTDI	STDI ₂	STDI ₂
LLLLLH	Н	-	Н	PTCK	PTMS	PTMS	STMS ₀ ‡	STDI ₁	PTDI	Z	STDI ₂	STDI ₂
LLLLLL	Н	_	Н	PTCK	PTMS	PTMS	PTMS	STDI ₁	STDI ₀	PTDI	STDI ₂	STDI ₂

NOTE: Footnotes are on the next page.



FUNCTION TABLE 2 (secondary TAP configuration using bypass inputs) (continued)

INPUTS		LINKING SHADOW		J		71	OUTPU					
BYP ₅₋₀	PTRST	PROTOCOL RESULT	STRST 2-0	STCK 2-0	STMS ₂	STMS ₁	STMS ₀	STDO ₂	STDO ₁	STDO ₀	PTDO	СТДО
LLHHHH	Н	-	Н	PTCK	STMS ₂ ‡	STMS ₁ ‡	STMS ₀ ‡	Z	Z	Z	Z	CTDI
LLHHHL	Н	-	Н	PTCK	STMS ₂ ‡	STMS ₁ ‡	PTMS	Z	Z	PTDI	Z	STDI ₀
LLHHLH	Н	-	Н	PTCK	STMS ₂ ‡	PTMS	STMS ₀ ‡	Z	PTDI	Z	Z	STDI ₁
LLHHLL	Н	-	Н	PTCK	STMS ₂ ‡	PTMS	PTMS	Z	STDI ₀	PTDI	Z	STDI ₁
LLHLHH	Н	-	Н	PTCK	PTMS	STMS ₁ ‡	STMS ₀ ‡	PTDI	Z	Z	Z	STDI ₂
LLHLHL	Н	-	Н	PTCK	PTMS	STMS ₁ ‡	PTMS	STDI ₀	Z	PTDI	Z	STDI ₂
LLHLLH	Н	-	Н	PTCK	PTMS	PTMS	STMS ₀ ‡	STDI ₁	PTDI	Z	Z	STDI ₂
LLHLLL	Н	-	Н	PTCK	PTMS	PTMS	PTMS	STDI ₁	STDI ₀	PTDI	Z	STDI ₂
LHLHHH	Н	_	Н	PTCK	STMS ₂ ‡	STMS ₁ ‡	STMS ₀ ‡	Z	Z	Z	Z	CTDI
LHLHHL	Н	-	Н	PTCK	STMS ₂ ‡	STMS ₁ ‡	PTMS	Z	Z	CTDI	STDI ₀	STDI ₀
LHLHLH	Н	-	Н	PTCK	STMS ₂ ‡	PTMS	STMS ₀ ‡	Z	CTDI	Z	STDI ₁	STDI ₁
LHLHLL	Н	-	Н	PTCK	STMS ₂ ‡	PTMS	PTMS	Z	STDI ₀	CTDI	STDI ₁	STDI ₁
LHLLHH	Н	-	Н	PTCK	PTMS	STMS ₁ ‡	STMS ₀ ‡	CTDI	Z	Z	STDI ₂	STDI ₂
LHLLHL	Н	-	Н	PTCK	PTMS	STMS ₁ ‡	PTMS	STDI ₀	Z	CTDI	STDI ₂	STDI ₂
LHLLLH	Н	-	Н	PTCK	PTMS	PTMS	STMS ₀ ‡	STDI ₁	CTDI	Z	STDI ₂	STDI ₂
LHLLLL	Н	-	Н	PTCK	PTMS	PTMS	PTMS	STDI ₁	STDI ₀	CTDI	STDI ₂	STDI ₂
LHHHHH	Н	-	Н	PTCK	STMS ₂ ‡	STMS ₁ ‡	STMS ₀ ‡	Z	Z	Z	Z	CTDI
LHHHHL	Н	-	Н	PTCK	STMS ₂ ‡	STMS ₁ ‡	PTMS	Z	Z	CTDI	Z	STDI ₀
LHHHLH	Н	-	Н	PTCK	STMS ₂ ‡	PTMS	STMS ₀ ‡	Z	CTDI	Z	Z	STDI ₁
LHHHLL	Н	-	Н	PTCK	STMS ₂ ‡	PTMS	PTMS	Z	STDI ₀	CTDI	Z	STDI ₁
LHHLHH	Н	-	Н	PTCK	PTMS	STMS ₁ ‡	STMS ₀ ‡	CTDI	Z	Z	Z	STDI ₂
LHHLHL	Н	-	Н	PTCK	PTMS	STMS ₁ ‡	PTMS	STDI ₀	Z	CTDI	Z	STDI ₂
LHHLLH	Н	_	Н	PTCK	PTMS	PTMS	STMS ₀ ‡	STDI ₁	CTDI	Z	Z	STDI ₂
LHHLLL	Н	-	Н	PTCK	PTMS	PTMS	PTMS	STDI ₁	STDI ₀	CTDI	Z	STDI ₂
HXXXXX	L	_	L	PTCK	Н	Н	Н	Z	Z	Z	Z	Н
HXXXXX	Н	RESET	Н	PTCK	Н	Н	Н	Z	Z	Z	Z	CTDI
HXXXXX	Н	MATCH	Н	PTCK	See Function Table 3							
HXXXXX	Н	NO MATCH	Н	PTCK	STMS ₂ ‡	STMS ₁ ‡	STMS ₀ ‡	Z	Z	Z	Z	CTDI
HXXXXX	Н	HARD ERROR§	Н	PTCK	STMS ₂ ‡	STMS ₁ ‡	STMS ₀ ‡	Z	Z	Z	Z	CTDI
HXXXXX	Н	DISCONNECT	Н	PTCK	STMS ₂ ‡	STMS ₁ ‡	STMS ₀ ‡	Z	Z	Z	Z	CTDI
нххххх	Н	TEST SYNCHRONIZATION	Н	PTCK	PTMS¶	PTMS¶	PTMS¶	PTDI¶	PTDI¶	PTDI¶	Z	CTDI

[†] In normal operation of IEEE Std 1149.1-compliant architectures, it is recommended that TMS be high prior to release of TRST. The BYP/TRST connect status ensures that this condition is met at STMS, regardless of the applied PTMS. Also, it is recommended that STMS be kept high for a minimum duration of five PTCK cycles following assertion of PTRST, either by maintaining PTRST low or by setting PTMS high. This ensures that devices with and without TRST inputs are moved to their Test-Logic-Reset TAP states. It is expected that, in normal application, this condition occurs only when BYP5 is fixed at the low state. In such a case, upon release of PTRST, the LASP immediately resumes the BYP connect status.



[‡] STMS level before steady-state conditions were established

[§] The linking shadow protocol is well defined. Some variations in the protocol are tolerated (see protocol errors). Those that are not tolerated produce the result HARD ERROR and cause disconnect, as indicated.

TPTDI and PTMS are connected to STDO and STMS, respectively, only on those secondary TAPs whose TAP state is Pause-DR or Pause-IR while PTDO is high impedance. The result of linking shadow protocol on a secondary TAP whose state is Test-Logic-Reset or Run-Test-Idle is DISCONNECT.

FUNCTION TABLE 3 (secondary TAP configuration using linking shadow protocol)

POSITION	CONFIG BITS 2-0	STRST 2-0	STCK 2-0	STMS ₂	STMS ₁	STMS ₀	STDO ₂	STDO ₁	STDO ₀	PTDO	СТДО	CON ₂	CON ₁	CON ₀
	ннн	Н	PTCK	STMS ₂ †	STMS ₁ †	STMS ₀ †	Z	Z	Z	Z	CTDI	Н	Н	Н
	HHL	H	PTCK	STMS ₂ †	STMS ₁ †	PTMS	Z	Z	PTDI	STDI ₀	STDI ₀	Н	Н	L
	HLH	Н	PTCK	STMS ₂ †	PTMS	STMS ₀ †	Z	PTDI	Z	STDI ₁	STDI ₁	Н	L	Н
Single device	HLL	Ι	PTCK	STMS ₂ †	PTMS	PTMS	Z	STDI ₀	PTDI	STDI ₁	STDI ₁	Н	L	L
Sirigle device	LHH	Η	PTCK	PTMS	STMS ₁ †	STMS ₀ †	PTDI	Z	Z	STDI ₂	STDI ₂	L	Н	Н
	LHL	Н	PTCK	PTMS	STMS ₁ †	PTMS	STDI ₀	Z	PTDI	STDI ₂	STDI ₂	L	Н	L
	LLH	Н	PTCK	PTMS	PTMS	STMS ₀ †	STDI ₁	PTDI	Z	STDI ₂	STDI ₂	L	L	Н
	LLL	Н	PTCK	PTMS	PTMS	PTMS	STDI ₁	STDI ₀	PTDI	STDI ₂	STDI ₂	L	L	L
	ннн	Н	PTCK	STMS ₂ †	STMS ₁ †	STMS ₀ †	Z	Z	Z	Z	CTDI	Н	Н	Н
	HHL	Н	PTCK	STMS ₂ †	STMS ₁ †	PTMS	Z	Z	PTDI	Z	STDI ₀	Н	Н	L
	HLH	Н	PTCK	STMS ₂ †	PTMS	STMS ₀ †	Z	PTDI	Z	Z	STDI ₁	Н	L	Н
First device in	HLL	Н	PTCK	STMS ₂ †	PTMS	PTMS	Z	STDI ₀	PTDI	Z	STDI ₁	Н	L	L
cascade chain	LHH	Н	PTCK	PTMS	STMS ₁ †	STMS ₀ †	PTDI	Z	Z	Z	STDI ₂	L	Н	Н
	LHL	Н	PTCK	PTMS	STMS ₁ †	PTMS	STDI ₀	Z	PTDI	Z	STDI ₂	L	Н	L
	LLH	Н	PTCK	PTMS	PTMS	STMS ₀ †	STDI ₁	PTDI	Z	Z	STDI ₂	L	L	Н
	LLL	Н	PTCK	PTMS	PTMS	PTMS	STDI ₁	STDI ₀	PTDI	Z	STDI ₂	L	L	L
	ннн	Н	PTCK	STMS ₂ †	STMS ₁ †	STMS ₀ †	Z	Z	Z	Z	CTDI	Н	Н	Н
	HHL	Н	PTCK	STMS ₂ †	STMS ₁ †	PTMS	Z	Z	CTDI	Z	STDI ₀	Н	Н	L
Not first	HLH	Н	PTCK	STMS ₂ †	PTMS	STMS ₀ †	Z	CTDI	Z	Z	STDI ₁	Н	L	Н
and not last	HLL	Н	PTCK	STMS ₂ †	PTMS	PTMS	Z	STDI ₀	CTDI	Z	STDI ₁	Н	L	L
device in	LHH	Н	PTCK	PTMS	STMS ₁ †	STMS ₀ †	CTDI	Z	Z	Z	STDI ₂	L	Н	Н
cascade chain	LHL	Н	PTCK	PTMS	STMS ₁ †	PTMS	STDI ₀	Z	CTDI	Z	STDI ₂	L	Н	L
	LLH	Н	PTCK	PTMS	PTMS	STMS ₀ †	STDI ₁	CTDI	Z	Z	STDI ₂	L	L	Н
	LLL	Н	PTCK	PTMS	PTMS	PTMS	STDI ₁	STDI ₀	CTDI	Z	STDI ₂	L	L	L
	ннн	Н	PTCK	STMS ₂ †	STMS ₁ †	s⊤мs ₀ †	Z	Z	Z	Z	CTDI	Н	Н	Н
	HHL	Н	PTCK	STMS ₂ †	STMS ₁ †	PTMS	Z	Z	CTDI	STDI ₀	STDI ₀	Н	Н	L
	HLH	Н	PTCK	STMS ₂ †	PTMS	STMS ₀ †	Z	CTDI	Z	STDI ₁	STDI ₁	Н	L	Н
Last device in	HLL	Н	PTCK	STMS ₂ †	PTMS	PTMS	Z	STDI ₀	CTDI	STDI ₁	STDI ₁	Н	L	L
cascade chain	LHH	Н	PTCK	PTMS	STMS ₁ †	STMS ₀ †	CTDI	Z	Z	STDI ₂	STDI ₂	L	Н	Н
	LHL	Н	PTCK	PTMS	STMS ₁ †	PTMS	STDI ₀	Z	CTDI	STDI ₂	STDI ₂	L	Н	L
	LLH	Н	PTCK	PTMS	PTMS	STMS ₀ †	STDI ₁	CTDI	Z	STDI ₂	STDI ₂	L	L	Н
	LLL	Н	PTCK	PTMS	PTMS	PTMS	STDI ₁	STDI ₀	CTDI	STDI ₂	STDI ₂	L	L	L

[†] STMS level before steady-state conditions were established



FUNCTION TABLE 4 (SY_X output configuration using bypass inputs)

(O. X carbar	ga		F/
BYP5-BYP0	SY ₂	SY ₂	SY ₂
LXXHHH	Z	Z	Z
LXXHHL	Z	Z	PX
LXXHLH	Z	PX	Z
LXXHLL	Z	PX	PX
LXXLHH	PX	Z	Z
LXXLHL	PX	Z	PX
LXXLLH	PX	PX	Z
LXXLLL	PX	PX	PX
нххххх		d by linking shad e Function Table	•

FUNCTION TABLE 5 (SY_X output configuration using linking shadow protocol)

CON2-CON0	SY ₂	SY ₂	SY ₂
ннн	Z	Z	Z
HHL	Z	Z	PX
HLH	Z	PX	Z
HLL	Z	PX	PX
LHH	PX	Z	Z
LHL	PX	Z	PX
LLH	PX	PX	Z
LLL	PX	PX	PX

FUNCTION TABLE 6 (PY output configuration using bypass inputs)

BYP5-BYP0	PY
LXXHHH	Z
LXXHHL	SX ₁
LXXHLH	SX ₂
LXXHLL	SX ₂ AND SX ₁
LXXLHH	SX ₃
LXXLHL	SX ₃ AND SX ₁
LXXLLH	SX ₃ AND SX ₂
LXXLLL	SX_3 AND SX_2 AND SX_1
нххххх	As requested by linking shadow protocol (see Function Table 5)

FUNCTION TABLE 7 (PY output configuration using linking shadow protocol)

CON2-CON0	PY
ннн	Z
HHL	SX ₁
HLH	SX ₂
HLL	SX ₂ AND SX ₁
LHH	SX ₃
LHL	SX ₃ AND SX ₁
LLH	SX ₃ AND SX ₂
LLL	SX ₃ AND SX ₂ AND SX ₁

Terminal Functions

TERMINAL NAME	DESCRIPTION
A9-A0	Address inputs. The LASP compares addresses received via linking shadow protocol against the value at A_9 – A_0 to determine address match. The bit order is from most significant to least significant. An internal pullup at each A_9 – A_0 terminal forces the terminal to a high level if it has no external connection.
P ₂ -P ₀	Position inputs. The LASP compares position received via linking shadow protocol against the value at P_2-P_0 to determine position match. The bit order is from most significant to least significant. An internal pullup at each P_2-P_0 terminal forces the terminal to a high level if it has no external connection.
BYP5-BYP0	Bypass inputs. A low input at BYP5 forces the LASP into BYP or BYP/TRST status, depending on PTRST being high or low, respectively. While BYP5 is low, linking shadow protocols are ignored and the remaining bypass BYP4-BYP0 inputs are used for configuring the secondary scan ports as shown in Tables 1 and 2. Otherwise, while BYP5 is high, the LASP is free to respond to linking shadow protocols. An internal pullup forces BYP5-BYP0 to a high level if it has no external connection.
CON2-CON0	Connect indicators (outputs). The LASP indicates secondary-scan-port activity (resulting from BYP, BYP/TRST, MULTICAST, or ON status) by forcing the corresponding $\overline{\text{CON}}$ bit to be low. Inactivity (resulting from OFF, RESET, or TRST status) is indicated when the corresponding $\overline{\text{CON}}$ bit is high. This output is synchronous to the falling edge of PTCK.
PTCK	Primary test clock. PTCK receives the TCK signal required by IEEE Std 1149.1. The LASP always buffers PTCK to STCK ₂ –STCK ₀ . Linking shadow protocols are received/acknowledged synchronously to PTCK and connect-status changes invoked by the linking shadow protocol are made synchronously to PTCK.
PTDI	Primary test data input. PTDI receives the TDI signal required by IEEE Std 1149.1. During appropriate TAP states, the LASP monitors PTDI for linking shadow protocols. During linking shadow protocols, data at PTDI is captured on the rising edge of PTCK. When a valid linking shadow protocol is received in this fashion, the LASP compares the received address and position against the A_0 - A_0 and P_2 - P_0 inputs, respectively. If the LASP detects a match, it outputs an acknowledgment, then connects its primary TAP terminals to its secondary TAP terminals. Under BYP, BYP/TRST, MULTICAST, or ON status, the LASP buffers the PTDI signal to STDO2-STDO0, depending on the state of $\overline{BYP_4}$ - $\overline{BYP_0}$ pins or the configuration requested during linking shadow protocol. An internal pullup forces PTDI to a high level if it has no external connection.
PTDO	Primary test data output. PTDO transmits the TDO signal required by IEEE Std 1149.1. During linking shadow protocols, the LASP transmits any required acknowledgment via the PTDO. Under BYP, BYP/TRST, or ON status, the LASP buffers the PTDO signal from PTDI or STDI ₂ –STDI ₀ , depending on the state of BYP ₄ –BYP ₀ pins or the configuration requested during linking shadow protocol. Under OFF, MULTICAST, RESET, or TRST status, PTDO is at high impedance. This output is synchronous to the falling edge of PTCK.

Terminal Functions (Continued)


TERMINAL NAME	DESCRIPTION
PTMS	Primary test mode select. PTMS receives the TMS signal required by IEEE Std 1149.1. The LASP monitors PTMS to determine the TAP-controller state. During stable TAP states, other than Shift-DR or Shift-IR (i.e., Test-Logic-Reset, Run-Test-Idle, Pause-DR, Pause-IR), the LASP can respond to linking shadow protocols. Under BYP, MULTICAST, or ON status, the LASP buffers the PTMS signal to STMS2–STMS0, depending on the state of BYP4–BYP0 pins or the configuration requested during linking shadow protocol. An internal pullup forces PTMS to a high level if it has no external connection.
PTRST	Primary test reset. PTRST receives the TRST signal allowed by IEEE Std 1149.1. The LASP always buffers PTRST to STRST ₂ -STRST ₀ . A low input at PTRST forces the LASP to assume TRST or BYP/TRST status, depending on BYP ₅ being high or low, respectively. Such operation also asynchronously resets the internal LASP state to its power-up condition. Otherwise, while PTRST is high, the LASP is free to respond to linking shadow protocols. An internal pullup forces PTRST to a high level if it has no external connection.
STCK ₂ -STCK ₀	Secondary test clocks. STCK ₂ –STCK ₀ retransmit the TCK signal required by IEEE Std 1149.1. The LASP always buffers STCK ₂ –STCK ₀ from PTCK.
STDI ₂ -STDI ₀	Secondary test data inputs. $STDI_2$ – $STDI_0$ receive the TDI signal required by IEEE Std 1149.1. Under BYP, BYP/TRST, or ON status, the LASP buffers $STDI_2$ – $STDI_0$ to $STDO_2$ – $STDO_0$ or PTDO, depending on the state of BYP4–BYP0 pins or the configuration requested during linking shadow protocol. An internal pullup forces $STDI_2$ – $STDI_0$ to a high level if it has no external connection.
STDO ₂ -STDO ₀	Secondary test data outputs. STDO ₂ –STDO ₀ transmit the TDO signal required by IEEE Std 1149.1. Under BYP, BYP/TRST, MULTICAST, or ON status, the LASP buffers STDO ₂ –STDO ₀ from STDI ₂ –STDI ₀ , PTDI, or CTDI, depending on the state of BYP4–BYP0 pins or the configuration requested during linking shadow protocol. Under OFF, RESET, or TRST status, STDO ₂ –STDO ₀ is at high impedance. These outputs are synchronous to the falling edge of PTCK.
STMS ₂ -STMS ₀	Secondary test mode selects. STMS2-STMS0 retransmit the TMS signal required by IEEE Std 1149.1. Under BYP, MULTICAST, or ON status, the LASP buffers STMS2-STMS0 from PTMS, depending on the state of BYP4-BYP0 pins or the configuration requested during linking shadow protocol. When disconnected (as a result of OFF status), STMS2-STMS0 maintain their last valid state until the LASP assumes BYP/TRST, RESET, or TRST status (upon which it is forced high) or the LASP again assumes BYP, MULTICAST, or ON status.
STRST ₂ -STRST ₀	Secondary test resets. STRST ₂ -STRST ₀ retransmit the TRST signal allowed by IEEE Std 1149.1. The LASP always buffers STRST ₂ -STRST ₀ from PTRST.
CTDI	Cascade test data input. CTDI facilitates cascading multiple LASPs. CTDI is connected to CTDO of the preceding LASP in the cascade chain. When the LASP is the first device in the cascade chain or is not cascaded to any other LASPs, CTDI has no external connection and an internal pullup forces CTDI to a high level.
CTDO	Cascade test data output. CTDO facilitates cascading multiple LASPs. CTDO is connected to CTDI of the succeeding LASP in the cascade chain. The LASP buffers CTDO from STDI ₂ –STDI ₀ or CTDI, depending on the state of BYP ₄ –BYP ₀ pins or the configuration requested during linking shadow protocol. This output is synchronous to the falling edge of PTCK.
sx ₂ -sx ₀	Secondary pass-through inputs. General-purpose inputs that can be driven to the PY output of the primary TAP. An internal pullup forces SX ₂ –SX ₀ to a high level if it has no external connection.
SY ₂ -SY ₀	Secondary pass-through outputs. Primary pass-through input PX drives the general-purpose SY outputs of the secondary TAPs that are connected to the primary TAP. Disconnected secondary TAPs have their SY outputs at high impedance.
PX	Primary pass-through input. A general-purpose input driven to SY outputs of the secondary TAPs that are connected to the primary TAP. An internal pullup forces PX to a high level if it has no external connection.
PY	Primary pass-through output. A general-purpose output that can be driven from SX2-SX0.
ŌĒ	Output-enable input. When high, this active-low control signal puts the secondary TAPs of the LASP at high impedance to enable an alternative resource to access one or more of the three scan chains.
GND	Ground
VCC	Supply voltage



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003

application information

In application, the LASP is used at each of several serially-chained groups of IEEE Std 1149.1-compliant devices. The LASP for each such group is assigned an address (via inputs A_9 – A_0) that is unique from that assigned to LASPs for the remaining groups. Additionally, within each group, each LASP is assigned a position (via inputs P_2 – P_0) that is unique from that assigned to LASPs in the same groups. This allows individually configuring the secondary scan ports of each LASP within a group with a single linking shadow protocol when cascaded. Each LASP is wired at its primary TAP to common (multidrop) TAP signals (sourced from a central IEEE Std 1149.1 bus master) and fans out its secondary TAP signals to a specific linked group of IEEE Std 1149.1-compliant devices with which it is associated. Additionally, LASPs can be cascaded together to link additional secondary scan ports to one primary scan port. LASPs also can coexist with existing boards implementing the TI ASP (8996). The ASP has one primary to one secondary port, but a LASP has three secondary ports per device; Figure 1 shows an example.



NOTE A: 1149.1 means IEEE Std 1149.1.

Figure 1. LASP/ASP Application

This application allows the LASP to be wired to a four- or five-wire multidrop test access bus, such as might be found on a backplane. Each LASP would then be on a module, for example, a printed circuit board (PCB) that contains a serial chain of IEEE Std 1149.1-compliant devices and that would plug into the module-to-module bus (e.g., backplane). In the complete system, the LASP linking shadow protocols would allow the selection of the scan chain on a single module. Then, the selected scan chain could be controlled, via the multidrop TAP, as if it were the only scan chain in the system. Normal IR and DR scans could then be performed to accomplish the module test objectives. If ASPs are to be addressed, they would be selected by the standard shadow protocol.

Once scan operations to a given module are complete, another module can be selected in the same fashion, at which time the LASP-based connection to the first module is dissolved. This procedure can be continued progressively for each module to be tested. Finally, one of two global addresses can be issued to either leave all modules unselected [disconnect address (DSA)] or to deselect and reset scan chains for all modules [reset address (RSA)].



application information (continued)

Additionally, in Pause-DR and Pause-IR TAP states, a third global address [test-synchronization address (TSA)] can be invoked to allow simultaneous TAP-state changes and multicast scan-in operations to selected modules. In this case, PTDO is at high impedance. This is especially useful in the former case, for allowing selected modules to be moved simultaneously to the Run-Test-Idle TAP state for module-level or module-to-module built-in self-test (BIST) functions, which operate synchronously to TCK in that TAP state and, in the latter case, for scanning common test setup/data into multiple like modules. In conjunction with the use of the pass-through input/output pairs (PX to SX2-SX0 and PY to SY2-SY0), the multicast mode can be effective for ISP of like modules.

addressing the LASP

Addressing of an LASP in a system is accomplished by linking shadow protocols, which are received at PTDI synchronously to PTCK. These protocols can occur only in the following stable TAP states: Test-Logic-Reset, Run-Test/Idle, Pause-DR, and Pause-IR. Linking shadow protocols never occur in Shift-DR or Shift-IR states to prevent contention on the signal bus to which PTDO is wired. Additionally, the LASP PTMS must be held at a constant low or high level throughout a linking shadow protocol. If TAP-state changes occur in the midst of a protocol, the protocol is aborted and the select-protocol state machine returns to its initial state.

These protocols are based on a serial bit-pair signaling scheme used by the ASP (8996), in which two bit-pair combinations (data one, data zero) are used to represent data and the other two bit-pair combinations (select, idle) are used for framing—that is, to indicate where data begins and ends. This allows the LASP to coexist and be fully compatible with the ASP.

These bit pairs are received serially at PTDI (or transmitted serially at PTDO) synchronously to PTCK as follows and as illustrated in Figure 2:

- The idle bit pair (I) is represented as two consecutive high signals.
- The select bit pair (S) is represented as two consecutive low signals.
- The data-one bit pair (D) is represented as a low signal, followed by a high signal.
- 4. The data-zero bit pair (D) is represented as a high signal, followed by a low signal.




Figure 2. Bit-Pair Timing (Data Zero Shown)



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003

linking shadow protocol

A complete linking shadow protocol is composed of the receipt of a select protocol, followed, if applicable, by the transmission of an acknowledge protocol. Both select and acknowledge protocols are composed of two fields (address and command) comprising a message. Select bit pairs frame each field at the beginning and end, and idle bit pairs frame the message at the beginning and end. The address is composed of 10 data bit pairs and selects the LASP by matching it against address inputs A_9 – A_0 . The command consists of two subfields, position and configuration. Position identifies the physical position of the LASP in the cascaded chain and selects the LASP within the cascaded group by matching it against position inputs P_2 – P_0 . When the LASP is stand alone, its inputs P_2 – P_0 are tied low. The configuration portion of the protocol is used for configuring the primary-to-secondary TAPs connections of the LASP whose address and position matches. Figure 3 shows a complete linking shadow protocol. (The symbol T is used to represent a high-impedance condition on the associated signal line. Because the high-impedance state at PTDI is logically high due to pullup, it maps onto the idle bit pair).

Select Protocol Message LSB MSB LSB **MSB** LSB **MSB** s D D D D D D D D D D D S D D D D D S ı Т **↑** Configuration **Position** Received at **PTDI** Address Command **Acknowledge Protocol** Message LSB **MSB LSB** MSB LSB **MSB** D D S D D D D D D D D S D D D D D D s Т **Position** Configuration Transmitted at **PTDO** Address Command

Figure 3. Complete Linking Shadow Protocol

select protocol

The select protocol is the LASP's means of receiving (at PTDI) address, position, and secondary TAP configuration information from an IEEE Std 1149.1 bus master. A 10-bit address value, 3-bit position value, and 3-bit configuration are decoded from the received data-one and/or data-zero bit pairs. These bit pairs are interpreted in least-significant-bit-first order.

acknowledge protocol

Following the receipt of a complete select-protocol sequence, the protocol result provisionally is set to NO MATCH and the connect status set to OFF. The received address and position then are compared to that at the LASP address (A_9 – A_0) inputs and position (P_2 – P_0) inputs, respectively. If these values match, the LASP immediately (with no delay) responds with an acknowledge protocol transmitted from PTDO. A 10-bit address value, 3-bit position value, and 3-bit configuration are encoded into data-one and/or data-zero bit pairs and transmitted. These are, by definition, the same as received in the select protocol. The bit pairs are to be interpreted in least-significant-bit-first order. If either received address or position do not match that at the A_9 – A_0 or P_2 – P_0 inputs, respectively, no acknowledge protocol is transmitted and the linking shadow protocol is considered complete.



protocol errors

Protocol errors occur when bit pairs are received out of sequence. Some of these sequencing errors can be tolerated and produce protocol result SOFT ERROR, and no specific action occurs as a result. Other errors represent cases where the message information could be incorrectly received and produce protocol result HARD ERROR, and these are characterized by sequences in which at least one bit of message data has been properly transmitted, followed by a sequencing error; when protocol result HARD ERROR occurs, any connection to an LASP is dissolved. Table 1 lists the bit-pair sequences that produce protocol results SOFT ERROR and HARD ERROR. A HARD ERROR also results when the primary TAP state changes during select protocol, following the proper transmission of at least one bit of address data. Figures 5, 6, and 7 show shadow-protocol timing in case of protocol result HARD ERROR, while Figure 8 shows shadow-protocol timing in the case of protocol result SOFT ERROR.

Table 1. Linking Shadow Protocol Errors[†]

SOFT ERROR	HARD ERROR	
I(D)I		
I(D)(S)I		
I(D)(S)(D)I	IS(D)I	
I(S)I	IS(D)S(D)I	
IS(S)(D)I	IS(D)S(S)I	
IS(S)(D)(S)I		

[†] A bit-pair token in parentheses represents one or more instances.

long address

Receipt of an address longer than 10 bits produces protocol result HARD ERROR, and the LASP assumes OFF status. The sole exceptions are when all data 1s are received or all data 0s are received. In these special cases, the global addresses represented by these bit sequences are observed and appropriate action taken. That is, in the case that only data 1s (ten or more) are received, the shadow-protocol result is TEST SYNCHRONIZATION (if the primary TAP state is Pause-DR or Pause-IR) and, in the case that only data 0s (ten or more) are received, the linking shadow-protocol result is RESET (see test-synchronization address and reset address).

short address

In all cases, receipt of an address of less than ten bits produces protocol result HARD ERROR, and the LASP assumes OFF status.

long/short command

In all cases, receipt of a command that is not a multiple of six bits produces protocol result HARD ERROR, and the LASP assumes OFF status.



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003

architecture

Blocks for linking shadow protocol receive and linking shadow protocol transmit are responsible for receipt of select protocol and transmission of acknowledge protocol, respectively. Connect control block monitors the primary TAP state to enable receipt/acknowledge of shadow protocols in appropriate states (namely, the stable, non-shift TAP states: Test-Logic-Reset, Run-Test/Idle, Pause-DR, and Pause-IR). Upon receipt of a valid shadow protocol, this block performs the address and position matching required to compute the shadow-protocol result.

Based on the linking shadow protocol result or protocol bypass $(\overline{BYP_4} - \overline{BYP_0})$ inputs, the connect control block configures the secondary TAP network. In conjunction, it also sets the states of and $\overline{CON_2} - \overline{CON_0}$ outputs.

TAP-state monitor

The TAP-state monitor is a synchronous finite-state machine that monitors the primary TAP state. The state diagram is shown in Figure 4 and mirrors that specified by IEEE Std 1149.1. The TAP-state monitor proceeds through its states based on the level of PTMS at the rising edge of PTCK. Each state is described both in terms of its significance for LASP devices and for connected IEEE Std 1149.1-compliant devices (called targets). However, the monitor state (primary TAP) can be different from that of disconnected scan chains (secondary TAP).

Test-Logic-Reset

The LASP TAP-state monitor powers up in the Test-Logic-Reset state. Alternatively, the LASP can be forced asynchronously to this state by assertion of its PTRST input. In the stable Test-Logic-Reset state, the LASP is enabled to receive and respond to linking shadow protocols. The LASP does not recognize the TSA in this state. For a target device in the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers also can be reset to their power-up values.

Run-Test/Idle

In the stable Run-Test/Idle state, the LASP is enabled to receive and respond to linking shadow protocols. The LASP does not recognize the TSA in this state. For a target device, Run-Test/Idle is a stable state in which the test logic actively can be running a test or can be idle.






Figure 4. TAP Monitor State Diagram

Select-DR-Scan, Select-IR-Scan

The LASP is not enabled to receive and respond to linking shadow protocols in the Select-DR-Scan and Select-IR-Scan states. For a target device, no specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

Capture-DR

The LASP is not enabled to receive and respond to linking shadow protocols in the Capture-DR state. For a target device in the Capture-DR state, the selected data register can capture a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the Capture-DR state is exited.



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003

Shift-DR

The LASP is not enabled to receive and respond to linking shadow protocols in the Shift-DR state. For a target device, upon entry to the Shift-DR state, the selected data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO outputs the logic level present in the least-significant bit of the selected data register. While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle.

Exit1-DR, Exit2-DR

The LASP is not enabled to receive and respond to linking shadow protocols in the Exit1-DR and Exit2-DR states. For a target device, the Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

Pause-DR

In the stable Pause-DR state, the LASP is enabled to receive and respond to linking shadow protocols. Additionally, the TSA can be recognized in this state. For target devices, no specific function is performed in the stable Pause-DR state. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

Update-DR

The LASP is not enabled to receive and respond to linking shadow protocols in the Update-DR state. For a target device, if the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK, following entry to the Update-DR state.

Capture-IR

The LASP is not enabled to receive and respond to linking shadow protocols in the Capture-IR state. For a target device in the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the Capture-IR state is exited.

Shift-IR

The LASP is not enabled to receive and respond to linking shadow protocols in the Shift-IR state. For a target device, upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO outputs the logic level present in the least-significant bit of the instruction register. While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle.

Exit1-IR, Exit2-IR

The LASP is not enabled to receive and respond to linking shadow protocols in the Exit1-IR and Exit2-IR states. For target devices, the Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

Pause-IR

In the stable Pause-IR state, the LASP is enabled to receive and respond to linking shadow protocols. Additionally, the TSA can be recognized in this state. For target devices, no specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.



Update-IR

The LASP is not enabled to receive and respond to linking shadow protocols in the Update-IR state. For target devices, the current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.

address matching

Connect status of the LASP is computed by a match of the address received in the last valid linking-shadow protocol against that at the address (A₉–A₀) inputs as well as against the three dedicated addresses that are internal to the LASP (DSA, RSA, and TSA). Table 2 shows the address map.

ADDRESS NAME	BINARY CODE	HEX CODE	LINK SHADOW PROTOCOL RESULT	RESULTANT PRIMARY-TO-SECONDARY CONNECT STATUS
Reset address (RSA)	0000000000	000	RESET	RESET
Matching address	A9-A0	A9-A0	MATCH	ON
Disconnect address (DSA)	1111111110	3FE	DISCONNECT	OFF
Test Synchronization address (TSA)	1111111111	3FF	TEST SYNCHRONIZATION	MULTICAST
All other addresses	All others	All others	NO MATCH	OFF

Table 2. Address Map

Upon receipt of a valid linking shadow protocol, if the linking shadow protocol address and position match the address inputs A_9 – A_0 and position inputs P_2 – P_0 respectively, the LASP responds by transmitting an acknowledge protocol. Following the complete transmission of the acknowledge protocol, the LASP assumes ON status, in which the secondary TAPs are configured as requested by the linking shadow protocol. The ON status allows the scan chains associated with the LASP secondary TAPs to be controlled from the multidrop primary TAP as if it were directly wired as such. Figures 9 and 10 show the linking shadow protocol timing for MATCH result when the prior LASP connect status is ON and OFF, respectively. If the linking-shadow protocol address or position does not match the address inputs A_9 – A_0 or position inputs P_2 – P_0 (unless the address is one of the three dedicated global addresses described below), the LASP responds immediately by assuming the OFF status, in which PTDO and STDO₂-STDO₀ are high impedance and STMS₂-STMS₀ are held at their last levels. This has the effect of deselecting the scan chains associated with the LASP secondary TAPs, but leaves the TAP state of the scan chains unchanged. No acknowledge protocol is sent. Figures 11 and 12 show the linking shadow protocol timing for a NO MATCH result when the prior LASP connect status is ON and OFF, respectively.

disconnect address

The disconnect address (DSA) is one of the three internally dedicated addresses that are recognized globally. When an LASP receives the DSA, it immediately responds by assuming the OFF status, in which PTDO and STDO₂-STDO₀ are high impedance and STMS₂-STMS₀ are held at their last levels. This has the effect of deselecting the scan chain associated with the LASP secondary TAP, but leaves the TAP state of the scan chain unchanged. No acknowledge protocol is sent. Figures 13 and 14 show the linking shadow protocol timing for DISCONNECT result when the prior LASP connect status is ON and OFF, respectively. The same result occurs when a nonmatching address is received. No specific action to disconnect an LASP is required, as a given LASP is disconnected by the address that connects another. The dedicated DSA ensures that at least one address is available for the purpose of disconnecting all receiving LASPs. It is especially useful when the currently selected scan chain is in a different TAP state than that to be selected. In such a case, the DSA is used to leave the former scan chain in the proper state, after which the primary TAP state is moved to that needed to select the latter scan chain.



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003

reset address

The reset address (RSA) is one of the three internally dedicated addresses that are recognized globally. When an LASP receives the RSA, it immediately responds by assuming the RESET status in which PTDO and STDO₂–STDO₀ are at high impedance and STMS₂–STMS₀ are forced to the high level. This has the effect of deselecting and resetting to Test-Logic-Reset state the scan chain associated with the LASP secondary TAP. No acknowledge protocol is sent. Figures 15 and 16 show the linking shadow protocol timing for RESET result when the prior LASP connect status is ON and OFF, respectively.

test synchronization address

The test synchronization address (TSA) is one of the three internally dedicated addresses that are recognized globally. When an LASP receives the TSA, it immediately responds by assuming the MULTICAST status, in which PTDI and PTMS are connected to STDO and STMS, respectively, of only those secondary TAPs whose TAP state is Pause-DR or Pause-IR while PTDO is high impedance. No acknowledge protocol is sent. The result of receipt of TSA on a secondary TAP whose TAP state is Test-Logic-Reset or Run-Test-Idle is disconnect. Figures 17 and 18 show the linking shadow protocol timing for TEST SYNCHRONIZATION result when the prior LASP connect status is ON and OFF, respectively. The TSA allows simultaneous operation of the scan chains of all selected LASPs, either for global TAP-state movement or for scan input of common serial test data via PTDI. This is especially useful in the former case, to simultaneously move such scan chains into the Run-Test/Idle state in which module-level or module-to-module BIST operations can operate synchronous to TCK in that TAP state and, in the later case, to scan common test setup/data into multiple like modules. In conjunction with the use of the pass-through input/output pairs (PX to SX₂–SX₀ and PY to SY₂–SY₀), the multicast mode can be effective for ISP of like modules.

protocol bypass

Protocol bypass is selected by a low $\overline{BYP_5}$ input. This protocol-bypass mode forces the LASP into BYP status. The remaining bypass $\overline{BYP_4}$ – $\overline{BYP_0}$ inputs are used for configuring the primary-to-secondary TAP connections, regardless of previous linking shadow protocol results, and the corresponding $\overline{CON_2}$ – $\overline{CON_0}$ outputs are made active (low). Receipt of the linking shadow protocols is disabled. When $\overline{BYP_5}$ is taken low, the primary-to-secondary TAP connections are configured immediately (asynchronously to PTCK). The PTMS signal also is connected to its respective secondary TAP signal STMS2–STMS0 unless \overline{PTRST} is low, in which case STMS2–STMS0 remain high until \overline{PTRST} is released. Also, the linking-shadow protocol receive block is reset to its power-up state and is held in this state, such that select protocols appearing at the primary TAP are ignored. When the $\overline{BYP_5}$ input is released (taken high), the LASP immediately (asynchronously to PTCK) resumes the connect status selected by the last valid linking shadow protocol. The linking shadow protocol receive block again is enabled to respond to select protocols. Figures 19 and 20 show protocol-bypass timing when the LASP connect status before $\overline{BYP_5}$ active is ON and OFF, respectively.

asynchronous reset

While the \overline{PTRST} input always is buffered directly to the $\overline{STRST_2}-\overline{STRST_0}$ outputs, it also serves as an asynchronous reset for the LASP. Given that $\overline{BYP_5}$ is high, when \overline{PTRST} goes low, the LASP immediately assumes \overline{TRST} status, in which $\overline{CON_2}-\overline{CON_0}$ are high and \overline{PTDO} and $\overline{STDO_2}-\overline{STDO_0}$ are at high impedance. Otherwise, if $\overline{BYP_5}$ is low, the LASP assumes $\overline{BYP/TRST}$ status. In either case, $\overline{STMS_2}-\overline{STMS_0}$ are set high so that connected \overline{IEEE} Std 1149.1-compliant devices can be driven synchronously to their Test-Logic-Reset states. While \overline{PTRST} is low, receipt of linking shadow protocols is disabled. Figures 21 and 22 show asynchronous reset timing when the LASPs connect status before \overline{PTRST} active is ON and OFF, respectively. Figure 23 shows asynchronous reset timing when $\overline{BYP_5}$ is low.

connect indicators

The $\overline{\text{CON}_2}$ – $\overline{\text{CON}_0}$ outputs indicate secondary-scan-port activity (STDO₂–STDO₀, STMS₂ – STMS₀ active), regardless of whether such activity is <u>achieved via</u> protocol bypass or linking shadow protocol. When acknowledge protocol is in progress, the $\overline{\text{CON}_2}$ – $\overline{\text{CON}_0}$ outputs are high.






Figure 5. Linking Shadow Protocol Timing Protocol Result = HARD ERROR (PTMS Change During Select Protocol); Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003




Figure 6. Linking Shadow Protocol Timing
Protocol Result = HARD ERROR (PTMS Change During Acknowledge Protocol);
Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON






Figure 7. Linking Shadow Protocol Timing Protocol Result = HARD ERROR (No Command); Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON

SCBS759B - OCTOBER 2002 - REVISED APRIL 2003




Figure 8. Linking Shadow Protocol Timing
Protocol Result = SOFT ERROR; Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON




Figure 9. Linking Shadow Protocol Timing Protocol Result = MATCH; Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003




Figure 10. Linking Shadow Protocol Timing Protocol Result = MATCH; Prior Connect Status = OFF






Figure 11. Linking Shadow Protocol Timing
Protocol Result = NO MATCH; Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003




Figure 12. Linking Shadow Protocol Timing Protocol Result = NO MATCH; Prior Connect Status = OFF




Figure 13. Linking Shadow Protocol Timing Protocol Result = DISCONNECT; Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON

PTCK	1000000000000000000000000000000000000
A9-A0	Don't Care
P2-P0	Don't Care
BYP5	
BYP4-BYP0	Don't Care
PTDI	Idle SEL DSAP SEL Idle Don't Care
CTDI	Ďoň't Čarě
PTMS	Don't Care
PX	Don't Care
SX2-SX0	Ďon't čare
STDI2	Ďon't čare
STDI1	Ďon't čare
STDI0	Ďon't Čaré
CON2	<u> </u>
CON1	
CON0	
PTDO	
СТДО	UNDETERMINED
STDO2	
STD01	
STD00	
STMS2	STMS20
STMS1	STMS10
STMS0	STMS00
PY	
SY2	
SY1	
SY0	
	SELECT PROTOCOL OFF

Figure 14. Linking Shadow Protocol Timing Protocol Result = DISCONNECT; Prior Connect Status = OFF






Figure 15. Linking Shadow Protocol Timing
Protocol Result = RESET; Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON

SCBS759B - OCTOBER 2002 - REVISED APRIL 2003




Figure 16. Linking Shadow Protocol Timing Protocol Result = RESET; Prior Connect Status = OFF




Figure 17. Linking Shadow Protocol Timing Protocol Result = TEST SYNCHRONIZATION (all on); Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003




Figure 18. Linking Shadow Protocol Timing
Protocol Result = TEST SYNCHRONIZATION (all on); Prior Connect Status = OFF






Figure 19. Protocol Bypass Timing, All TAPs ON, Stand-Alone Device, Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003




Figure 20. Protocol Bypass Timing, All TAPs ON, Stand-Alone Device, Prior Connect Status = OFF




Figure 21. Asynchronous Reset and Output-Enable Timing, Prior Connect Status = TAP2-ON, TAP1-OFF, TAP0-ON

SCBS759B - OCTOBER 2002 - REVISED APRIL 2003




Figure 22. Asynchronous Reset Timing, Prior Connect Status = OFF




Figure 23. Asynchronous Reset Timing, Bypass Mode, Prior Connect Status = All ON

SCBS759B - OCTOBER 2002 - REVISED APRIL 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	0.5 V to 7 V
Current into any output in the low state, I _{OL} : SN54LVT8986	96 mA
SN74LVT8986	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVT8986	48 mA
SN74LVT8986	64 mA
Input clamp current, I _{IK} (V _I < 0)	±20 mA
Output clamp current, I _{OK} (V _O < 0)	±20 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±35 mA
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

recommended operating conditions

		SN54LVT8986		SN74LVT8986		UNIT
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2	7	2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage		5.5		5.5	V
loн	High-level output current	1	-24		-32	mA
loL	Low-level output current	22	48		64	mA
Δt/Δν	Input transition rise or fall rate	30/	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V
T _A	Operating free-air temperature	– 55	125	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TECT	CONDITIONS	SN54	4LVT8986	5	SN74	ILVT898	6	UNIT
		IESI	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNII	
٧ıK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 2.7 \text{ V to}$	$3.6 \text{ V}, I_{OH} = -100 \mu\text{A}$	V _{CC} -0.3			V _{CC} -0.3			
V		$V_{CC} = 2.7 \text{ V},$	I _{OH} = -8 mA	2.4			2.4			V
VOH		V22 - 3 V	I _{OH} = -24 mA	2						V
		ACC = 3 A	I _{OH} = -32 mA				2			
		V 27V	I _{OL} = 100 μA			0.2			0.2	
		V _{CC} = 2.7 V	I _{OL} = 24 mA			0.5			0.5	
V/a.			I _{OL} = 16 mA			0.4			0.4	V
VOL		V _{CC} = 3 V	I _{OL} = 32 mA			0.5			0.5	v
		ACC = 2 A	I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA						0.55	
1.		$V_{CC} = 0 \text{ or } 3.6$	V, V _I = 5.5 V			10			10	
ΙΙ	PTCK	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	μΑ
	PTDI, PTMS, PTRST, PX					1			1	
lΉ	A ₉₋₀ , P ₂₋₀ , BYP ₅₋₀ , STDI ₂₋₀ ,SX ₂₋₁ ,CTDI, OE	V _{CC} = 3.6 V,	VI = VCC			1			1	μΑ
	PTDI, PTMS, PTRST, PX			-8	SEVIE	-30	-8		-30	
I _{IL}	A ₉₋₀ , P ₂₋₀ , BYP ₅₋₀ , STDI ₂₋₀ , SX ₂₋₁ , CTDI, OE	V _{CC} = 3.6 V,	$y = 3.6 \text{ V}, V_{\text{I}} = \text{GND}$	-25	5	-100	-25		-100	μΑ
l _{off}		$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 4.5 V	200					±100	μΑ
I _{OZH}	PTDO, STDO ₂₋₀ , <u>STMS₂₋₀, STCK₂₋₀,</u> STRST ₂₋₀ , PY, SY ₂₋₀	V _{CC} = 3.6 V,	V _O = 3 V			5			5	μΑ
I _{OZL}	$\begin{array}{c} PTDO, STDO_{2-0}, \\ \underline{STMS}_{2-0}, STCK_{2-0}, \\ \overline{STRST}_{2-0}, PY, SY_{2-0} \end{array}$	V _{CC} = 3.6 V,	V _O = 0.5 V			-5			-5	μΑ
IOZPL	J	$V_{CC} = 0 \text{ to } 1.5$	$V, V_0 = 0.5 V \text{ to } 3 V,$			±100*			±100	μΑ
IOZPD)	$V_{CC} = 1.5 \text{ V to}$	$0, V_0 = 0.5 V \text{ to } 3 V$			±100*			±100	μΑ
			OFF, STCK ₂₋₀ = H, STMS ₂₋₀ = H			2			2	
Icc		V _{CC} = 3.6 V, V _I = V _{CC} or	$\begin{aligned} &ON, PTDO = L, \\ &STCK_{2-0} = L, \\ &STDO_{2-0} = L, \\ &STMS_{2-0} = L \end{aligned}$			25			25	A
	GND, I _O = 0	ON, PTDO = H, STCK ₂₋₀ = H, STDO ₂₋₀ = H, STMS ₂₋₀ = H			7			7	mA	
			$TRST_{2-0},$ $STCK_{2-0} = L$			10			10	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



SCBS759B - OCTOBER 2002 - REVISED APRIL 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	SN54LVT8986	SN74LVT8986	UNIT
PARAIVIETER	TEST CONDITIONS	MIN TYPT MA	XX MIN TYPT N	IAX UNII
ΔlCC [‡]	$V_{CC} = 3 \text{ V to } 3.6 \text{ V,}$ One input at $V_{CC} - 0.6 \text{ V,}$ Other inputs at V_{CC} or GND	OF THE PARTY OF	0.2	0.2 mA
C _i	V _I = 3 V or 0	7.5	7.5	pF
Co	V _O = 3 V or 0	8.5	8.5	pF

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 24)

			SN54LV	T8986	SN74LV	T8986	UNIT		
			MIN	MAX	MIN	MAX	UNII		
fclock1	Clock frequency, LASP not cascaded	РТСК		40		40	MHz		
f _{clock2}	Clock frequency, LASP cascaded	FICK		33		33	IVITIZ		
4	Pulse duration, LASP not cascaded	PTCK high	15		15				
tw1	ruise duration, LASF not cascaded	PTCK low	10		10				
	Pulse duration, LASP cascaded	PTCK high	15		15		ns		
t _{w2}	ruise duration, LASF cascaded	PTCK low	15		15				
t _{w3}	Pulse duration	PTRST low	9	Ż	9				
		A9–A ₀ and P ₂ –P ₀ before PTCK↓§	10.2	,S	8				
	Setup time	STDI ₀ −STDI ₂ , PTDI before PTCK↑	10.1	Q-	10				
		CTDI before PTCK↑	2		2		ns		
t _{su}		PTMS before PTCK↑	10		10				
		BYP ₅ before PTCK↑	000		8				
		BYP ₄ , BYP ₂ −BYP ₀ before PTCK↓	Q		8				
		A ₉ –A ₀ and P ₂ –P ₀ after PTCK↓§	4		4				
		CTDI, STDI ₀ –STDI ₂ , PTDI after PTCK↑	4	4 4					
t _h	Hold time	PTMS after PTCK↑	4		4		ns		
		BYP ₅ after PTCK↑	4		4				
		BYP ₄ , BYP ₂ –BYP ₀ after PTCK↓	4		4				

[§] These requirements apply only in the case in which the address inputs are changed during a linking shadow protocol. For normal application of the LASP, it is recommended that the address and position inputs remain static throughout any shadow protocols. In such cases, the timing of address and position inputs relative to PTCK need not be considered.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 24)

			SN54		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V	V _{CC} = 2.7 V	UNIT
		MIN MAX	MIN MAX		
^t pd	BYP5-BYP0	CON ₂ -CON ₀	13.5	14.5	ns
^t pd	BYP ₅ -BYP ₀ ↓	STMS ₂ -STMS ₀	16.5	18	ns
^t pd	PTCK	STCK ₂ -STCK ₀	9.5	10.5	ns
^t pd	PTCK↓	CON2-CON0	15	17.5	ns
^t pd	PTCK↓ (linking shadow protocol acknowledge)	PTDO	12	14.5	ns
_{tpd} †	PTCK↓ (connect)	STMS ₂ -STMS ₀	17	21	ns
^t pd	PTCK↓	STDO ₂ -STDO ₀	13.5	16	ns
^t pd	PTMS	STMS ₂ -STMS ₀	13	14	ns
^t pd	PTRST	STRST ₂ -STRST ₀	11	12	ns
t _{PLH}	PTRST↓	CON ₂ -CON ₀	19.5	21.5	ns
	PIR5I↓	STMS ₂ -STMS ₀	17.5	18.5	
^t pd	PTCK↓	PTDO, CTDO	12	14.5	ns
^t pd	PX	SY ₂ -SY ₀	8	9	ns
^t pd	SX ₂ -SX ₀	PY	3	10	ns
t _{en} ‡	BYP ₅ −BYP ₀ ↓	PTDO, STDO ₂ -STDO ₀	013	15	ns
^t dis	BYP ₅ -BYP ₀ ↓	PY, SY ₂ -SY ₀	2 16	18	ns
t _{en} ‡	ŌE↓	STDO ₂ -STDO ₀	14	. 15	ns
^t en	ŌE↓	SY ₂ -SY ₀	14	. 15	ns
t _{PZH} ‡	PTCK↓	PTDO, STDO ₂ -STDO ₀	17	18	ns
t _{dis} ‡	BYP ₅ −BYP ₀ ↑	PTDO, STDO ₂ -STDO ₀	11	12	ns
^t dis	BYP ₅ −BYP ₀ ↑	PY, SY ₂ -SY ₀	11	12	ns
^t dis [‡]	OE↑	STDO ₂ -STDO ₀	10	11	ns
^t dis	ŌE↑	SY ₂ -SY ₀	10	11	ns
t _{dis} ‡	PTCK↓	PTDO, STDO ₂ -STDO ₀	15	17	ns
t _{dis}	PTCK↓	PY, SY ₂ -SY ₀	17	19	ns
t _{dis} ‡	PTRST↓	PTDO, STDO ₂ -STDO ₀	18	20	ns
^t dis	PTRST↓	PY, SY ₂ -SY ₀	21.5	23.5	ns

 $[\]dagger$ The transitions at STMS $_X$ are possible only when a linking shadow protocol select is issued while STMS $_X$ is held (in the OFF status) at a level that differs from that at PTMS. Such operation is not recommended because state synchronization of the primary TAP to secondary TAP cannot be ensured.



[‡] In most applications, the node to which PTDO and STDO2-STDO0 are connected has a pullup resistor. In such cases, this parameter is not significant.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 24) (continued)


			SN74L	VT8986		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V	V _{CC} = 2.7 V	UNIT	
			MIN MAX	MIN MAX		
^t pd	BYP5-BYP0	CON ₂ -CON ₀	13.5	14.5	ns	
^t pd	BYP ₅ –BYP ₀ ↓	STMS ₂ -STMS ₀	16.5	18	ns	
^t pd	PTCK	STCK ₂ -STCK ₀	9.5	10.5	ns	
^t pd	PTCK↓	CON ₂ -CON ₀	15	17.5	ns	
^t pd	PTCK↓ (linking shadow protocol acknowledge)	PTDO	12	14.5	ns	
t _{pd} †	PTCK↓ (connect)	STMS ₂ -STMS ₀	17	21	ns	
^t pd	PTCK↓	STDO ₂ -STDO ₀	13.5	16	ns	
^t pd	PTMS	STMS ₂ -STMS ₀	13	14	ns	
^t pd	PTRST	STRST ₂ -STRST ₀	11	12	ns	
tour	PTRST↓	CON ₂ -CON ₀	19.5	21.5	ns	
^t PLH	FIRSI↓	STMS ₂ -STMS ₀	17.5	18.5	113	
^t pd	PTCK↓	PTDO, CTDO	12	14.5	ns	
^t pd	PX	SY ₂ -SY ₀	8	9	ns	
^t pd	sx ₂ -sx ₀	PY	9	10	ns	
t _{en} ‡	BYP5-BYP0↓	PTDO, STDO ₂ -STDO ₀	13	15	ns	
^t dis	BYP ₅ –BYP ₀ ↓	PY, SY ₂ -SY ₀	16	18	ns	
t _{en} ‡	ŌE↓	STDO ₂ -STDO ₀	14	15	ns	
t _{en}	ŌE↓	SY ₂ -SY ₀	14	15	ns	
^t PZH [‡]	PTCK↓	PTDO, STDO ₂ -STDO ₀	17	18	ns	
t _{dis} ‡	BYP ₅ –BYP ₀ ↑	PTDO, STDO ₂ -STDO ₀	11	12	ns	
^t dis	BYP ₅ –BYP ₀ ↑	PY, SY ₂ -SY ₀	11	12	ns	
t _{dis} ‡	ŌE↑	STDO ₂ -STDO ₀	10	11	ns	
^t dis	ŌĒ↑	SY ₂ -SY ₀	10	11	ns	
t _{dis} ‡	PTCK↓	PTDO, STDO ₂ -STDO ₀	15	17	ns	
^t dis	PTCK↓	PY, SY ₂ -SY ₀	17	19	ns	
t _{dis} ‡	PTRST↓	PTDO, STDO ₂ -STDO ₀	18	20	ns	
^t dis	PTRST↓	PY, SY ₂ -SY ₀	21.5	23.5	ns	

[†] The transitions at STMS_x are possible only when a linking shadow protocol select is issued while STMS_x is held (in the OFF status) at a level that differs from that at PTMS. Such operation is not recommended because state synchronization of the primary TAP to secondary TAP cannot be ensured.



[‡] In most applications, the node to which PTDO and STDO2-STDO0 are connected has a pullup resistor. In such cases, this parameter is not significant.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 24. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

24-Jun-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LVT8986GGV	ACTIVE	BGA	GGV	64	225	TBD	Call TI	Level-3-220C-168 HR
SN74LVT8986PM	ACTIVE	LQFP	PM	64	160	TBD	CU NIPDAU	Level-3-220C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GGV (S-PBGA-N64)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice


C. MicroStar BGA™ configuration

MicroStar BGA is a trademark of Texas Instruments Incorporated.



PM (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. May also be thermally enhanced plastic with leads connected to the die pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265