

Very Low Power/Voltage CMOS SRAM 32K X 8 bit

■ FEATURES

· Very low power consumption :

Vcc = 5.0V 45mA (Max.) write current 2mA (Max.) read current 0.4uA (Typ.) CMOS standby current

• High speed access time : Max.)

• Input levels are CMOS-compatible

- · Automatic power down when chip is deselected
- · Three state outputs
- · Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE and OE options
- All I/O pins are 5V tolerant

■ DESCRIPTION

Static Random Access Memory organized as 32,768 words by 8 bits and operates from an very low voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of

Easy memory expansion is provided by an active LOW chip enable ($\overline{\text{CE}}$), and active LOW output enable ($\overline{\text{OE}}$) and three-state output drivers.

power consumption significantly when chip is deselected.


The available in the JEDEC standard 28 pin | Plastic SOP, and

PRODUCT FAMILY

PRODUCT	OPERATING	Vcc	SPEED	POWER DISSIPATION		
FAMILY	TEMPERATURE	(V)	(ns)	STANDBY(Iccs 1,Max) Operating (Icc,Max)		PKG TYPE
				Vcc=5.0V	Vcc=5.0V	

28 A14 V_{CC} 2 27 A12 $\overline{\text{WE}}$ 3 A13 Α7 26 25 A8 A6 5 24 Α9 A5 A11 A4 6 23 ŌĒ А3 22 8 21 A2 A10 9 Α1 20 10 19 A0 11 18 12 17 13 16 14 15

■ BLOCK DIAGRAM



Wing Shing Computer Components Co., (H.K.)Ltd. Homepage: http://www.wingshing.com

Tel:(852)2341 9276 Fax:(852)2797 8153 E-mail: wsccltd@hkstar.com



■ PIN DESCRIPTIONS

Name	Function
A0-A14 Address Input	These 15 address input select one of the 32768 x 8-bit words in the RAM
CE Chip Enable Input	CE is active LOW. Chip enables must be active to read from or write to the device. If chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{OE} is inactive.
DQ0 - DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	WE	CE	ŌĒ	I/O OPERATION	Vcc CURRENT
Not selected	Х	Н	Х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	Н	L	Н	High Z	I _{cc}
Read	Н	L	L	Dout	I _{cc}
Write	L	L	Х	DIN	I _{cc}

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.0	>
TBIAS	Temperature Under Bias	-40 to +125	°C
Тѕтс	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	w
lout	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to +70°C	

■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

1	SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
	CIN	Input Capacitance	VIN=0V	6	pF
	CDQ	Input/Output Capacitance	VI/O=0V	8	pF

1. This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾			-0.5	ı	0.3Vcc	٧
ViH	Guaranteed Input High Voltage ⁽²⁾			0.7Vcc	ı	Vcc+0.2	٧
lı∟	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc		1	1	1	uA
loL	Output Leakage Current	Vcc = Max, \overline{CE} = V _H , or \overline{OE} = V _H , V _{IO} = 0V to Vcc		-	-	1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 2mA		-	-	0.4	V
Voн	Output High Voltage	Vcc = Min, IoH = -1mA		2.4	-		٧
Icc	Operating Power Supply	CE = V _{IL} , I _{DQ} = 0mA, F = Fmax ⁽³⁾		-	-		mA
	Current	CE - VIL, IDQ - UITIA, F - FITIAX	Vcc=5.0V	-	-	45	""^
lages	Standby Power Supply	CE = V _H , I _{DQ} = 0mA					
ICCSB	Current	CE - VIH, IDQ - UMA	Vcc=5.0V	-	-	2	mA
loopt.	Power Down Supply	CE ≥ Vcc-0.2V,					uА
ICCSB1	Current	$V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$ $V_{CC}=5.0$	Vcc=5.0V		0.4	1.0	u u A


^{1.} Typical characteristics are at . C.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V _{DR}	Vcc for Data Retention	$\overline{CE} \ge Vcc - 0.2V$ $VIN \ge Vcc - 0.2V \text{ or VIN } \le 0.2V$	1.5	-	1	V
I _{CCDR}	Data Retention Current	$\overline{CE} \ge Vcc -0.2V$ $VIN \ge Vcc - 0.2V \text{ or VIN } \le 0.2V$	-	0.01	0.20	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	-	ı	ns
t _R	Operation Recovery Time		T _{RC} (2)		•	ns

^{1.} Vcc = 1.5V, T_A = + 25°C

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE Controlled)



^{2.} These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

^{3.} Fmax = $1/t_{RC}$.


^{2.} t_{RC} = Read Cycle Time



■ AC TEST CONDITIONS

	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
$\times\!\times\!\times$	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
\longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

■ AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNIT
t _{avax}	t _{rc}	Read Cycle Time	70	1	-	ns
t _{avqv}	t _{AA}	Address Access Time	ı	-	70	ns
t _{elQV}	t _{acs}	Chip Select Access Time	ı	-	70	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid	ı		50	ns
t _{ELQX}	t _{cLZ}	Chip Select to Output Low Z	10		-	ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z	10		-	ns
t _{EHQZ}	t _{cHZ}	Chip Deselect to Output in High Z	0		35	ns
t _{GHQZ}	t _{ohz}	Output Disable to Output in High Z	0	-	30	ns
t _{axox}	t _{oн}	Output Disable to Output Address Change	10	-	-	ns

^{1.} Typical characteristics are at Vcc =




■ SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE1 (1,2,4)



READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



NOTES:

- 1. WE is high for read Cycle.
- 2. Device is continuously selected when $\overline{\text{CE}}$ = V_{IL}.
- 3. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- 4. OE = VIL
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (over the operating range) WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		MIN.	TYP.	MAX.	UNIT
t _{avax}	t _{wc}	Write Cycle Time		70		-	ns
t _{E1LWH}	t _{cw}	Chip Select to End of Write		70			ns
t _{AVWL}	t _{AS}	Address Set up Time		0		-	ns
t _{avwh}	t _{aw}	Address Valid to End of Write		70	-	-	ns
t _{wlwh}	t _{wp}	Write Pulse Width		50	-		ns
t _{whax}	t _{wr}	Write Recovery Time (CE	, WE)	0	-		ns
t _{wLoz}	t _{wiz}	Write to Output in High Z		-	-	30	ns
t _{DVWH}	t _{ow}	Data to Write Time Overlap		40	-		ns
t _{whox}	t _{DH}	Data Hold from Write Time		0		-	ns
t _{GHOZ}	t _{oHZ}	Output Disable to Output in High Z		0	-	30	ns
t _{whox}	t _{ow}	End ot Write to Output Active		5			ns


^{1.} Typical characteristics are at Vcc = = 25°C.

■ SWITCHING WAVEFORMS (WRITE CYCLE) WRITE CYCLE1 (1)





WRITE CYCLE2 (1,6)




NOTES:

- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write. ____
- 3. TWR is measured from the earlier of CE or WE going high at the end of write cycle.
- During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- If the CE low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low $\overline{OE} = V_{IL}$).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- If CE is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured \pm 500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Towis measured from the later of $\overline{\text{CE}}$ going low to the end of write.




■ ORDERING INFORMATION





PACKAGE DIMENSIONS

Units: millimeter(inch)



28 PIN PLASTIC SMALL OUTLINE PACKAGE(

