74ACT11623 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS059A - D2957, JULY 1987 - REVISED APRIL 1993

		D2001,002. (0	, , ,	
1回 74ACTT1023DVV 供应的 ■ Local Bus-Latch Capability	DW O	R NT PACKA	GE.	
 Inputs Are TTL-Voltage Compatible 	(TOP VIEW)			
Flow-Through Architecture Optimizes PCR Leveut	A1 □	1 U 24 G	iAB	
PCB Layout	A2 🛛 2	2 23 🛚 B	1	
 Center-Pin V_{CC} and GND Configurations 	АЗ [] :	3 22 🛭 B	2	
Minimize High-Speed Switching Noise	A4 🛮 4	4 21 🛭 B	3	
 EPIC™ (Enhanced-Performance Implanted 	GND 🛚 🤄	5 20] B	4	
CMOS) 1-μm Process	GND 🛛 🤄	6 19∏∨	'cc	
● 500-mA Typical Latch-Up Immunity	GND 🛚 🤅	7 18 🛭 V	'cc	
at 125°C	GND 🛛 8	8 17 [] B	5	
Package Options Include Plastic Small-	A5 🛛 🤄	9 16 B	6	
	A6 🛛	10 15 B	7	
Outline Packages and Standard Plastic 300-mil DIPs	A7 🛚	11 14 B	8	
000 mm bm 3	A8 []	12 13] G	BA	

description

The 74ACT11623 is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs ($\overline{G}BA$ and GAB). The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives these devices the capability to store data by simultaneous enabling of $\overline{G}BA$ and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical for the 74ACT11623.

The 74ACT11623 is characterized for operation from - 40°C to 85°C.

FUNCTION TABLE

ENABLI	E INPUTS	ODEDATION			
GBA	GAB	OPERATION			
L	L	B data to A bus			
Н	Н	A data to B bus			
Н	L	Isolation			
,	н	B data to A bus,			
-	11	A data to B bus			

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


74ACT11623 **OCTAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCAS059A - D2957, JULY 1987 - REVISED APRIL 1993

查询"74ACT"[1623DW"供应商 logic symbol[†]

GBA EN1 GAB EN2 4 **▽ 1** В1 2 ▽ 22 ВЗ В5 В6 В8

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	± 50 mA
Continuous current through V _{CC} or GND	± 200 mA
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

查询 74ACT11623DW 供应商

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	٧
ViH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
Vį	Input voltage	0	Vcc	V
Vo	Output voltage	0	VCC	V
ЮН	High-level output current		-24	mA
loL	Low-level output current		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS	V	T _A = 25°C					LINUT	
		TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	UNIT	
Voн		I _{OH} = - 50 μA		4.4			4.4			
		ΙΟΗ = - 50 μΑ	5.5 V	5.4			5.4			
		I _{OH} = – 24 mA	4.5 V	3.94			3.8	-	٧	
			5.5 V	4.94			4.8			
		I _{OH} = -75 mA [†]	5.5 V				3.85			
Vol		I _{OL} = 50 μA				0.1		0.1		
		- 30 μΑ	5.5 V			0.1		0.1	٧	
		I _{OL} = 24 mA	4.5 V			0.36		0.44		
			5.5 V			0.36		0.44		
		I _{OL} = 75 mA [†]	5.5 V					1.65		
loz	A or B ports‡	$V_O = V_{CC}$ or GND	5.5 V			± 0.5		± 5	μA	
1 ₁	GBA or GAB	V _I = V _{CC} or GND	5.5 V			± 0.1		± 1	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	μА	
ΔI _{CC} §		One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1	mA	
Ci	GBA or GAB	V _I = V _{CC} or GND	5 V		4				pF	
Cio	A or B ports	V _O = V _{CC} or GND	5 V		20				pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



[‡] For I/O ports, the parameter IOZ includes the input leakage.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

74ACT11623 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

宣則 74ACT11623DW 供应的 switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	PARAMETER	FROM	то	T _A = 25°C		Raini	MAY	LIMIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNIT
^t PLH	A or B	B or A	1.5	6	7.5	1.5	8.5	
₹PHL	AUB	BOTA	1.5	5.5	7.2	1.5	7.9	ns
t _{PZH}	ĞВА	A	1.5	6.9	8.6	1.5	9.7	
^t PZL		^	1.5	6.9	9	1.5	10	ns
t _{PHZ}	GBA	A	1.5	8.1	10	1.5	10.9	
^t PLZ	GBA		1.5	8.5	10.5	1.5	11.5	ns
^t PZH	GAB	В	1.5	7.7	9.3	1.5	10.7	
^t PZL	GAB	В	1.5	7.7	9.7	1.5	10.9	ns
t _{PHZ}	GAB	В	1.5	7.1	8.8	1.5	9.5	
^t PLZ		B	1.5	7.3	9.2	1.5	10	ns


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CON	TYP	UNIT			
Cpd	Power dissipation capacitance per transceiver	Outputs enabled	C: = 50 pF	£ 1 \$41.1-	41		
Фра		Outputs disabled	C _L = 50 pF,	CL = 50 pr,	f = 1 MHz	8	рF



宣间"74ACT11623DW"供应商

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

