3.3V ECL +[2, +[4, +[8 Clock Generation Chip

Description

The MC100LVEL34 is a low skew $\pm \mathbb{D}$, $\pm \mathbb{I}_4$, $\pm \mathbb{I}_8$ clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

The common enable $(\overline{\text{EN}})$ is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock; therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon start—up, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as multiple LVEL34s in a system.

Features

- 50 ps Typical Output-to-Output Skew
- Synchronous Enable/Disable
- Master Reset for Synchronization
- 1.5 GHz Toggle Frequency
- The 100 Series Contains Temperature Compensation.
- PECL Mode Operating Range:

 $V_{CC} = 3.0 \text{ V}$ to 3.8 V with $V_{EE} = 0 \text{ V}$

• NECL Mode Operating Range:

 $V_{CC} = 0 \text{ V}$ with $V_{EE} = -3.0 \text{ V}$ to -3.8 V

- Open Input Default State
- LVDS Input Compatible
- Pb-Free Packages are Available




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS*




SO-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F



A = Assembly Location

L, WL = Wafer Lot Y = Year


W, WW = Work Week

G or ■ = Pb-Free Package (Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.



Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 16-Lead Pinout (Top View) and Logic Diagram

Table 1. PIN DESCRIPTION

PIN	FUNCTION
CLK*, CLK**	ECL Diff Clock Inputs
EN*	ECL Sync Enable
MR*	ECL Master Reset
Q0, Q 0	ECL Diff ÷2 Outputs
Q1, Q1	ECL Diff ÷4 Outputs
Q2, <u>Q2</u>	ECL Diff ÷8 Outputs
V_{BB}	Reference Voltage Output
V _{CC}	Positive Supply
V _{EE}	Negative Supply
NC	No Connect

^{*} Pins will default LOW when left open.

Table 2. FUNCTION TABLE

CLK	EN	MR	FUNCTION
Z	L		Divide
ZZ	Н	L	Hold Q ₀₋₃
Х	X	Н	Reset Q ₀₋₃

Z = Low-to-High Transition ZZ = High-to-Low Transition

Table 3. ATTRIBUTES

Characteris	Value						
Internal Input Pulldown Resistor	75 kΩ						
Internal Input Pullup Resistor	37.5	i kΩ					
ESD Protection		kV 00 V kV					
Moisture Sensitivity, Indefinite Tim	e Out of Drypack (Note 1)	Pb Pkg	Pb-Free Pkg				
	SOIC-16 TSSOP-16	Level 1 Level 1	Level 1 Level 1				
Flammability Rating	UL 94 V-0	@ 0.125 in					
Transistor Count	210 D	evices					
Meets or exceeds JEDEC Spec El	Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test						

^{1.} For additional information, see Application Note AND8003/D.

^{***}Pins will default to $V_{CC}/2$ when left open.

在AMP AN MAXIMUM RATINGS 应商

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		6	V
V _{EE}	NECL Mode Power Supply	V _{CC} = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$V_{I} \leq V_{CC}$ $V_{I} \geq V_{EE}$	6 -6	V V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			±[0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-16 SOIC-16	100 60	°C/W
θ _{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-16	33 to 36	°C/W
θJA	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-16 TSSOP-16	138 108	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-16	33 to 36	°C/W
T _{sol}	Wave Solder Pb Pb-Free			265 265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 5. 100LVEL DC CHARACTERISTICS, PECL $V_{CC} = 3.3 \text{ V}$, $V_{EE} = 0 \text{ V}$ (Note 2)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	40	50	60	40	50	60	42	52	62	mA
V _{OH}	Output HIGH Voltage (Note 3)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V _{OL}	Output LOW Voltage (Note 3)	1355	1570	1725	1355	1570	1725	1355	1570	1725	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	2075		2420	2075		2420	2075		2420	mV
V _{IL}	Input LOW Voltage (Single-Ended)	1355		1675	1355		1675	1355		1675	mV
V _{BB}	Output Voltage Reference	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	1.2		3.3	1.2		3.3	1.2		3.3	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.925 V to -0.5 V.
 All loading with 50 Ω to V_{CC} 2.0 V.
 V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

酒村門 6/1 (1901) VIEL / PC (2) ITARIA CITERISTICS, NECL V_{CC} = 0 V, V_{EE} = -3.8 V to -3.0 V (Note 5)

	, , , , , , , , , , , , , , , , , , ,		-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	23	30	40	23	30	40	23	30	40	mA
I _{EE}	Power Supply Current	40	50	60	40	50	60	42	52	62	mA
V _{OH}	Output HIGH Voltage (Note 6)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V _{OL}	Output LOW Voltage (Note 6)	-1945	-1700	-1575	-1945	-1700	-1575	-1945	-1700	-1575	mV
V_{IH}	Input HIGH Voltage (Single-Ended)	-1225		-880	-1225		-880	-1225		-880	mV
V _{IL}	Input LOW Voltage (Single-Ended)	-1945		-1625	-1945		-1625	-1945		-1625	mV
V_{BB}	Output Voltage Reference	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 7)	V _{EE}	+ 1.2	0.0	V _{EE} .	+ 1.2	0.0	V _{EE} .	+ 1.2	0.0	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Input and output parameters vary 1:1 with V_{CC}.
- 6. All loading with 50 Ω to V_{CC} 2.0 V.
- V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.


 $\textbf{Table 7. AC CHARACTERISTICS} \ V_{CC} = 0 \ V; \ V_{EE} = -3.0 \ V \ to \ -5.5 \ V \ \ or \ \ V_{CC} = 3.0 \ V \ to \ 5.5 \ V; \ V_{EE} = 0 \ V \ (Note \ 8)$

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{max}	Maximum Toggle Frequency (Figure 4)	1.5			1.5			1.5			GHz
t _{PLH} t _{PHL}	Propagation CLK to Q0, Q1, Q2 Delay to Output MR to Q	550 500	650 600	1000 1000	600 550	700 650	1000 1000	650 600	750 700	1000 1000	ps
t _{JITTER}	Cycle-to-Cycle Jitter (Figure 4)		< 1			< 1			< 1		ps
t _S	Setup Time EN	150	50		150	50		150	50		ps
t _H	Hold Time EN	200	100		200	100		200	100		ps
t _{RR}	Set/Reset Recovery	300	200		300	200		300	200		ps
V_{PP}	Input Swing (Note 9)	150		1000	150		1000	150		1000	mV
t _r t _f	Output Rise/Fall Times Q (20% – 80%)	120	170	400	140	180	400	160	200	400	ps


NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 8. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to VCC 2.0 V.
- 9. VPP(min) is minimum input swing for which AC parameters guaranteed. The device has a DC gain of 940.

There are two distinct functional relationships between the Master Reset and Clock: 查询 MC 100LVEL34D 共应的



CASE 1: If the MR is deasserted (H–L), while the Clock is still high, the outputs will follow the second ensuing clock rising edge.



CASE 2: If the MR is deasserted (H-L), after the Clock has transitioned low, the outputs will follow the third ensuing clock rising edge.

Figure 2. Timing Diagrams

The \overline{EN} signal will "freeze" the internal divider flip-flops on the first falling edge of CLK after its assertion. The internal divider flip-flops will maintain their state during the freeze. When \overline{EN} is deasserted (LOW), and after the next falling edge of CLK, then the internal divider flip-flops will "unfreeze" and continue to their next state count with proper phase relationships.




Figure 3. Reset Recovery Time




Figure 4. F_{max}/Jitter




Figure 5. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

查REPING ONE OPENATION供应商

Device	Package	Shipping [†]
MC100LVEL34D	SOIC-16	48 Units / Rail
MC100LVEL34DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC100LVEL34DR2	SOIC-16	2500 / Tape & Reel
MC100LVEL34DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC100LVEL34DT	TSSOP-16*	96 Units / Rail
MC100LVEL34DTG	TSSOP-16*	96 Units / Rail
MC100LVEL34DTR2	TSSOP-16*	2500 / Tape & Reel
MC100LVEL34DTR2G	TSSOP-16*	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AND8001/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

 $\textbf{AND8020/D} \quad - \quad \text{Termination of ECL Logic Devices}$


AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

^{*}This package is inherently Pb-Free.

查询"MC100LVEL34D"供应商

PACKAGE DIMENSIONS




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN			MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.35 1.75		0.068	
D	0.35	0.35 0.49 0.014 0		0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

查询"MC100LVEL34D"供应商

PACKAGE DIMENSIONS


TSSOP-16 CASE 948F-01 **ISSUE B**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
 - ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS.
- FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD FLASH OR GATE BURRS SHALL NOT
 EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL
 IN EXCESS OF THE K DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
 TERMINAL NUMBERS ARE SHOWN FOR
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

	MILLIN	IETERS	HES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05 0.15 0.00		0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252	BSC	
M	0°	8°	0°	8 °	

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

查询"MC100LVEL34D"供应商

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative