



January 1988
Revised August 2000

MM74HC597

8-Bit Shift Registers with Input Latches

General Description

This high speed register utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 10 LS-TTL loads.

The MM74HC597 comes in a 16-pin package and consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and shift register have positive-edge triggered clocks. the shift register also has direct load (from storage) and clear inputs.

The 74HC logic family is speed, function, and pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features


- 8-bit parallel storage register inputs
- Wide operating voltage range: 2V–6V
- Shift register has direct overriding load and clear
- Guaranteed shift frequency: DC to 30 MHz
- Low quiescent current: 80 μ A maximum

Ordering Code:

Order Number	Package Number	Package Description
MM74HC597M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
MM74HC597SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC597N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram




Truth Table

RCK	SCK	SLOAD	SCLR	Function
↑	X	X	X	Data Loaded to input latches
↑	X	L	H	Data loaded from inputs to shift register
No clock edge	X	L	H	Data transferred from input latches to shift register
X	X	L	L	Invalid logic, state of shift register indeterminate when signals removed
X	X	H	L	Shift register cleared
X	↑	H	H	Shift register clocked $Q_n = Q_{n-1}$, $Q_0 = SER$


MM74HC597 8-Bit Shift Registers with Input Latches

MM74HC597

Functional Block Diagram (Positive Logic)



Timing Diagram



MM74HC597


AC Electrical Characteristics					
$V_{CC} = 5V, T_A = 25^{\circ}C, C_L = 15\text{ pF}, t_r = t_f = 6\text{ ns}$					
Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
f_{MAX}	Maximum Operating Frequency of SCK		50	30	MHz
t_{PHL} t_{PLH}	Maximum Propagation Delay from SCK to Q_H		20	30	ns
t_{PHL} t_{PLH}	Maximum Propagation Delay from $\overline{SLOAD}$ to Q_H		20	30	ns
t_{PHL} t_{PLH}	Maximum propagation Delay from RCK to Q_H	$\overline{SLOAD} = \text{logic "0"}$	25	45	ns
t_{PHL}	Maximum Propagation Delay from $\overline{SCLR}$ to Q_H		20	30	ns
t_{REM}	Minimum Removal Time, $\overline{SCLR}$ to SCK		10	20	ns
t_S	Minimum Setup Time from RCK to SCK		30	40	ns
t_S	Minimum Setup Time from SER to SCK		10	20	ns
t_S	Minimum Setup Time from inputs A thru H to RCK		10	20	ns
t_H	Minimum Hold Time		-2	0	ns
t_W	Minimum Pulse Width SCK, RCK, $\overline{SCLR}$ $\overline{SLOAD}$		10	16	ns

AC Electrical Characteristics								
$V_{CC} = 2.0\text{--}6.0V, C_L = 50\text{ pF}, t_r = t_f = 6\text{ ns}$ (unless otherwise specified)								
Symbol	Parameter	Conditions	V_{CC}	$T_A = 25^{\circ}C$		$T_A = -40\text{ to }85^{\circ}C$	$T_A = -55\text{ to }125^{\circ}C$	Units
				Typ	Guaranteed Limits			
f_{MAX}	Maximum Operating Frequency		2.0V 4.5V 6.0V	10 45 50	6.0 30 35	4.8 24 28	4.0 20 24	MHz
t_{PHL} t_{PLH}	Maximum Propagation Delay from SCK to Q_H		2.0V 4.5V 6.0V	62 20 18	175 35 30	220 44 38	263 53 45	ns
t_{PHL} t_{PLH}	Maximum Propagation Delay from $\overline{SLOAD}$ to Q_H		2.0V 4.5V 6.0V	65 20 18	175 35 30	220 44 38	263 53 45	ns
t_{PHL} t_{PLH}	Maximum Propagation Delay from RCK to Q_H	$\overline{SLOAD} = \text{Logic "0"}$	2.0V 4.5V 6.0V	120 30 28	205 41 35	255 51 43	310 62 53	ns
t_{PHL}	Maximum Propagation Delay from $\overline{SCLR}$ to Q_H		2.0V 4.5V 6.0V	66 20 18	175 35 30	220 44 38	263 53 45	ns
t_{REM}	Minimum Removal Time $\overline{SCLR}$ to SCK		2.0V 4.5V 6.0V	 17	100 20 17	125 25 21	150 30 25	ns
t_S	Minimum Setup Time from RCK to SCK		2.0V 4.5V 6.0V	 34	200 40 34	250 50 42	300 60 50	ns
t_S	Minimum Setup Time from SER to SCK		2.0V 4.5V 6.0V	 17	100 20 17	125 25 21	150 30 25	ns

AC Electrical Characteristics (Continued)								
Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C		T _A =−40 to 85°C	T _A =−55 to 125°C	Units
				Typ	Guaranteed Limits			
t _S	Minimum Setup Time from Inputs A thru H to RCK		2.0V		100	125	150	ns
			4.5V		20	25	30	
			6.0V		17	21	25	
t _H	Minimum Hold Time		2.0V		0	0	0	ns
			4.5V		0	0	0	
			6.0V		0	0	0	
t _W	Minimum Pulse Width SCK, RCK, SCLR, SLOAD		2.0V	30	80	100	120	ns
			4.5V	9	16	20	24	
			6.0V	8	14	18	20	
t _r , t _f	Maximum Input Rise and Fall Time		2.0V		1000	1000	1000	ns
			4.5V		500	500	500	
			6.0V		400	400	400	
t _{THL} , t _{TLH}	Maximum Output Rise and Fall Time		2.0V	30	75	95	110	ns
			4.5V	10	15	19	22	
			6.0V	8	13	16	19	
t _{THL} , t _{TLH}	Maximum Output Rise and Fall Time		2.0V		75	95	110	ns
			4.5V		15	19	22	ns
			6.0V		13	16	19	ns
C _{PD}	Power Dissipation Capacitance, Outputs (Note 6)			87				pF
C _{IN}	Maximum Input Capacitance			5	10	10	10	pF
C _{OUT}	Maximum Output Capacitance			15	20	20	20	pF
Note 6: C _{PD} determines the no load dynamic power consumption, P _D = C _{PD} V _{CC} ² f + I _{CC} V _{CC} , and the no load dynamic current consumption, I _S = C _{PD} V _{CC} f + I _{CC} .								

MM74HC597

Physical Dimensions inches (millimeters) unless otherwise noted



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M16A

0.47 TYP

10.2±0.1
-A-

16

9

7.8

3.9

5.3±0.1
-B-


1

8

PIN #1 IDENT.

0.2 C B A

ALL LEAD TIPS



A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.


Technical drawing of Detail A, showing a cross-section of a mechanical part. The drawing includes the following features and dimensions:

- 7° TYP**: Top angle of the main body.
- 0°-8° TYP**: Angle of the left-hand transition.
- GAGE PLANE**: A horizontal dashed line indicating the measurement plane for the 0.25 dimension.
- SEATING PLANE**: A horizontal solid line indicating the base of the part.
- 0.25**: Dimension from the GAGE PLANE to the top of the main body.
- 0.60±0.15**: Dimension from the SEATING PLANE to the top of the left-hand transition.
- 1.25**: Dimension from the SEATING PLANE to the start of the main body.

DETAIL A

7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com