

August 1998

54ACTQ841

Quiet Series 10-Bit Transparent Latch with TRI-STATE® Outputs


General Description


The 'ACTQ841 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The '841 is a 10-bit transparent latch, a 10-bit version of the '373. The 'ACTQ841 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance, FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Improved latch-up immunity
- Outputs source/sink 24 mA
- 'ACTQ841 has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD) 5962-92200

Logic Symbols





Pin Names	Description
D _o –D ₉	Data Inputs
O ₀ -O ₉	TRI-STATE Outputs
ŌĒ	Output Enable
LE	Latch Enable


GTO™ is a trademark of National Semiconductor Corporation. TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT® is a registered trademark of Fairchild Semiconductor Corporation. FACT Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

© 1998 National Semiconductor Corporation


DS100250

Connection Diagrams

Pin Assignment for DIP and Flatpack



Pin Assignment for LCC D₇ D₆ D₅ NC D₄ D₃ D₂ 11 0 9 8 7 6 5



Functional Description

The 'ACTQ841 consists of ten D-type latches with TRI-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronus operation, as the output transition follows the data in transition.


On the LE HIGH-to-LOW transition, the data that meets the setup and hold time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

Function Table

Inputs			Internal Output		Function
Œ	LE	D	Q	0	
Х	Х	Х	Х	Z	High Z
Н	Н	L	L	Z	High Z
Н	Н	н	Н	Z	High Z
Н	L	Х	NC	Z	Latched
L	Н	L	L	L	Transparent
L	Н	Н	Н	Н	Transparent
L	L	Х	NC	NC	Latched

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- Z = High Impendance NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{ccc} V_{I} = -0.5V & -20 \text{ mA} \\ V_{I} = V_{CC} + 0.5V & +20 \text{ mA} \\ \text{DC Input Voltage } (V_{I}) & -0.5V \text{ to } V_{CC} + 0.5V \\ \text{DC Output Diode Current } (I_{OK}) \end{array}$

DC Output Voltage (V_O) -0.5V to V_{CC} + 0.5V DC Output Source

or Sink Current (I_O) ±50 mA

DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND}) ± 50 mA

per Output Pin (I_{CC} or I_{GND}) ± 50 mA Storage Temperature (T_{STG}) -65°C to +150°C
 DC Latch-Up Source
 ±300 mA

 Junction Temperature (T_J)
 T75°C

Recommended Operating Conditions

Supply Voltage (V_{CC})

 $\begin{tabular}{lll} 'ACTQ & 4.5V to 5.5V \\ Input Voltage (V_i) & 0V to V_{CC} \\ Output Voltage (V_O) & 0V to V_{CC} \\ Operating Temperature (T_A) \\ \end{tabular}$

54ACTQ –55°C to +125°C

Minimum Input Edge Rate $\Delta V/\Delta t$

'ACTQ Devices V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

Note 2: All outputs loaded; thresholds on input associated with output under test

DC Electrical Characteristics for 'ACTQ Family Devices

Symbol	Parameter	V _{cc}	54ACTQ	Units	Conditions
		(V)	T _A =	7	
			-55°C to +125°C		
			Guaranteed Limits		
V _{IH}	Minimum High Level	4.5	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	2.0		or V _{CC} – 0.1V
V _{IL}	Maximum Low Level	4.5	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	0.8		or V _{CC} – 0.1V
V _{OH}	Minimum High Level	4.5	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.4		
					(Note 3)
					$V_{IN} = V_{IL}$ or V_{IH}
		4.5	3.70	v	I _{OH} = -24 mA
		5.5	4.70		$I_{OH} = -24 \text{ mA}$
V _{OL}	Maximum Low Level	4.5	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.1		
					(Note 3)
					$V_{IN} = V_{IL}$ or V_{IH}
		4.5	0.50	V	$I_{OL} = -24 \text{ mA}$
		5.5	0.50		I _{OL} = -24 mA
I _{IN}	Maximum Input	5.5	±1.0	μΑ	V _I = V _{CC} , GND
	Leakage Current				
loz	Maximum	5.5	±10.0	μΑ	$V_{I} = V_{IL}, V_{IH}$
	TRI-STATE				V _O = V _{CC} , GND
	Leakage Current				
I _{CCT}	Maximum I _{CC} /Input	5.5	1.6	mA	$V_1 = V_{CC} - 2.1V$

DC Electrical Characteristics for 'ACTQ Family Devices (Continued)

Symbol Parameter		V _{cc}	54ACTQ	Units	Conditions
		(V)	T _A =		
			–55°C to +125°C		
			Guaranteed Limits		
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current	5.5	-50	mA	V _{OHD} = 3.85V Min
	(Note 4)				
I _{cc}	Maximum Quiescent	5.5	160.0	μA	$V_{IN} = V_{CC}$
	Supply Current				or GND (Note 5)
V _{OLP}	Quiet Output	5.0	1.5	V	(Note 6)
	Maximum Dynamic V _{OL}				
V _{OLV}	Quiet Output	5.0	-1.2	٧	(Note 6)
	Minimum Dynamic V _{OL}				

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

AC Electrical Characteristics

		V _{cc}			Units	Fig.
Symbol	Parameter	(V)		to +125°C		No.
		(Note 7)	C _L =	50 pF		
			Min	Max		
t _{PLH} ,	Propagation Delay	5.0	2.0	9.5	ns	Figure 4
t _{PHL}	D _n to O _n		2.0	11.0		
t _{PLH} ,	Propagation Delay	5.0	2.0	11.0	ns	Figure 4
t _{PHL}	LE to O _n		2.0	11.0		
t _{PZH} ,	Output Enable Time	5.0	1.5	11.0	ns	Figure 5
t _{PZL}	OE to O _n		1.5	13.0		
t _{PHZ} ,	Output Disable Time	5.0	1.5	8.5	ns	Figure 5
t _{PLZ}	OE to O _n		1.5	5.5		

Note 7: Voltage Range 5.0 is 5.0V ±0.5V.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (toshL) or LOW to HIGH (tosh). Parameter guaranteed by design. Not tested.

AC Operating Requirements


Symbol	Parameter	V _{cc} (V) (Note 9)	$54ACTQ$ $T_A = -55^{\circ}C$ $to +125^{\circ}C$ $C_L = 50 \text{ pF}$ Guaranteed Minimum	Units	Fig. No.
ts	Setup Time, HIGH or LOW	5.0	3.0	ns	Figure 7
	D _n to LE				
t _H	Hold Time, HIGH or LOW	5.0	1.5	ns	Figure 7
	D _n to LE				
t _w	LE Pulse Width, HIGH	5.0	4.0	ns	Figure 6

Note 9: Voltage Range 5.0 is 5.0V ± 0.5 V.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation	85.0	pF	V _{CC} = 5.0V
	Capacitance			

AC Loading



*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load




FIGURE 2. Test Input Signal Levels

Amplitude		Rep. Rate	t _w	t _r	t _f
	3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Test Input Signal Requirements

AC Waveforms




FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions







FIGURE 5. TRI-STATE Output HIGH and LOW Enable and Disable Time







24-Lead Ceramic Flatpak (F) NS Package Number W24C

LIFE SUPPORT POLICY

0.006

0.004

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

DETAIL A

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

0.015

0.370

0.045 MAX

0.015 0.008

W24C (REV E)



National Semiconductor Corporation
Americas
Tel: 1-800-272-9959

Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-534 to so Canal Email: europe support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Cust Response Group Tel: 65-2544466 Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications,