

September 1998



National Semiconductor

54ACQ373 • 54ACTQ373 Quiet Series Octal Transparent Latch with TRI-STATE® Outputs

General Description



The 'ACQ'/'ACTQ373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.

The 'ACQ'/'ACTQ373 utilizes NSC Quiet Series technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- I_{CC} and I_{OZ} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch up immunity
- Eight latches in a single package
- TRI-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Faster prop delays than the standard 'AC'/'ACT373
- 4 kV minimum ESD immunity ('ACQ')
- Standard Military Drawing (SMD)
 - 'ACTQ373: 5962-92188
 - 'ACQ373: 5962-92178

Logic Symbols




Pin Names	Description
D ₀ -D ₇	Data Inputs
LE	Latch Enable Input
OE-bar	Output Enable Input
O ₀ -O ₇	TRI-STATE Latch Outputs


GTO™ is a trademark of National Semiconductor Corporation.
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
FACT™ is a registered trademark of Fairchild Semiconductor Corporation.
FACT Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagrams

Pin Assignment for DIP and Flatpak



Pin Assignment for LCC



Functional Description

The 'ACQ/ACTQ373 contains eight D-type latches with TRI-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE standard outputs are controlled by the Output Enable (OE) input. When OE is LOW, the standard outputs are in the 2-state mode. When OE is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table

Inputs			Outputs
LE	OE	D _n	O _n
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	O ₀

H = HIGH Voltage Level


L = LOW Voltage Level

Z = High Impedance

X = Immaterial

O₀ = Previous O₀ before HIGH to Low transition of Latch Enable

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)				Recommended Operating Conditions	
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.					
Supply Voltage (V_{CC})	-0.5V to +7.0V			Supply Voltage (V_{CC})	
DC Input Diode Current (I_{IK})				'ACQ	2.0V to 6.0V
$V_I = -0.5V$	-20 mA			'ACTQ	4.5V to 5.5V
$V_I = V_{CC} + 0.5V$	+20 mA			Input Voltage (V_I)	0V to V_{CC}
DC Input Voltage (V_I)	-0.5V to $V_{CC} + 0.5V$			Output Voltage (V_O)	0V to V_{CC}
DC Output Diode Current (I_{OK})				Operating Temperature (T_A)	
$V_O = -0.5V$	-20 mA			54ACQ/ACTQ	-55°C to +125°C
$V_O = V_{CC} + 0.5V$	+20 mA			Minimum Input Edge Rate $\Delta V/\Delta t$	
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$			'ACQ Devices	
DC Output Source or Sink Current (I_O)		±50 mA		V_{IN} from 30% to 70% of V_{CC}	
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})		±50 mA		V_{CC} @ 3.0V, 4.5V, 5.5V	125 mV/ns
Storage Temperature (T_{STG})	-65°C to +150°C			'ACTQ Devices	
DC Latchup Source or Sink Current			±300 mA	V_{IN} from 0.8V to 2.0V	
Junction Temperature (T_J)				V_{CC} @ 4.5V, 5.5V	125 mV/ns
CDIP	175°C			Note: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to +125°C.	
DC Characteristics for 'ACQ Family Devices					
Symbol	Parameter	V_{CC} (V)	54ACQ	Units	Conditions
			$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		
			Guaranteed Limits		
V_{IH}	Minimum High Level Input Voltage	3.0	2.1	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		4.5	3.15		
		5.5	3.85		
V_{IL}	Maximum Low Level Input Voltage	3.0	0.9	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		4.5	1.35		
		5.5	1.65		
V_{OH}	Minimum High Level Output Voltage	3.0	2.9	V	$I_{OUT} = -50 \mu\text{A}$
		4.5	4.4		
		5.5	5.4		
		3.0	2.4	V	(Note 2) $V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -12 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -24 \text{ mA}$
		4.5	3.7		
		5.5	4.7		
V_{OL}	Maximum Low Level Output Voltage	3.0	0.1	V	$I_{OUT} = 50 \mu\text{A}$
		4.5	0.1		
		5.5	0.1		
		3.0	0.50	V	(Note 2) $V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 12 \text{ mA}$ $I_{OL} = 24 \text{ mA}$ $I_{OL} = 24 \text{ mA}$
		4.5	0.50		
		5.5	0.50		
I_{IN}	Maximum Input Leakage Current	5.5	±1.0	μA	$V_I = V_{CC}, \text{ GND}$ (Note 4)

[查询"54ACQ373FMQB"供应商](#)

DC Characteristics for 'ACQ Family Devices' (Continued)					
Symbol	Parameter	V _{CC} (V)	54ACQ	Units	Conditions
			T _A = -55°C to +125°C		
			Guaranteed Limits		
I _{OLD}	Minimum Dynamic (Note 3) Output Current	5.5	50	mA	V _{OLD} = 1.65V Max
		5.5	-50	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5	80.0	μA	V _{IN} = V _{CC} or GND (Note 4)
I _{OZ}	Maximum TRI-STATE Leakage Current	5.5	±5.0	μA	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , GND V _O = V _{CC} , GND
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.5	V	(Notes 5, 6)
V _{OLV}	Quiet Output Maximum Dynamic V _{OL}	5.0	-1.2	V	(Notes 5, 6)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}. I_{CC} for 54ACQ @ 25°C is identical to 74ACQ @ 25°C.

Note 5: Plastic DIP package.

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.

Note 7: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 5V ('ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). f = 1 MHz.

DC Characteristics for 'ACTQ Family Devices'					
Symbol	Parameter	V _{CC} (V)	54ACTQ	Units	Conditions
			T _A = -55°C to +125°C		
			Guaranteed Limits		
V _{IH}	Minimum High Level Input Voltage	4.5	2.0	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
		5.5	2.0		
V _{IL}	Maximum Low Level Input Voltage	4.5	0.8	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
		5.5	0.8		
V _{OH}	Minimum High Level Output Voltage	4.5	4.4	V	I _{OUT} = -50 μA
		5.5	5.4		
		4.5	3.70	V	(Note 8) V _{IN} = V _{IL} or V _{IH} I _{OH} = -24 mA I _{OH} = -24 mA
		5.5	4.70		
V _{OL}	Maximum Low Level Output Voltage	4.5	0.1	V	I _{OUT} = 50 μA
		5.5	0.1		
		4.5	0.50	V	(Note 8) V _{IN} = V _{IL} or V _{IH} I _{OL} = 24 mA I _{OL} = 24 mA
		5.5	0.50		
I _{IN}	Maximum Input Leakage Current	5.5	±1.0	μA	V _I = V _{CC} , GND
I _{OZ}	Maximum TRI-STATE Leakage Current	5.5	±5.0	μA	V _I = V _{IL} , V _{IH} V _O = V _{CC} , GND

[查询"54ACQ373FMQB"供应商](#)

DC Characteristics for 'ACTQ Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	54ACTQ	Units	Conditions
			T _A = -55°C to +125°C		
			Guaranteed Limits		
I _{CCT}	Maximum I _{CC} /Input	5.5	1.6	mA	V _I = V _{CC} - 2.1V
I _{OLD} I _{OHD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max
	Output Current (Note 9)	5.5	-50	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5	80.0	μA	V _{IN} = V _{CC} or GND (Note 10)
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.5	V	(Notes 11, 12)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-1.2	V	(Notes 11, 12)

Note 8: All outputs loaded; thresholds on input associated with output under test.

Note 9: Maximum test duration 2.0 ms, one output loaded at a time.

Note 10: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 11: Plastic DIP package.

Note 12: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V) (Note 13)	54ACQ	Units
			T _A = -55°C to +125°C	
			C _L = 50 pF	
t _{PHL} , t _{PLH}	Propagation Delay D _n to O _n	3.3	Min	Max
		5.0	1.0	15.0
t _{PHL} , t _{PLH}	Propagation Delay LE to O _n	3.3	1.0	16.0
		5.0	1.0	9.5
t _{PZL} , t _{PZH}	Output Enable Time	3.3	1.0	14.5
		5.0	1.0	10.5
t _{PHZ} , t _{PLZ}	Output Disable Time	3.3	1.0	12.0
		5.0	1.0	10.5

Note 13: Voltage Range 5.0 is 5.0V ±0.5V.

Voltage Range 3.3 is 3.3V ±0.3V.

[查询"54ACQ373FMQB"供应商](#)

AC Operating Requirements

Symbol	Parameter	V_{CC} (V) (Note 14)	54ACQ		Units	
			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$			
			Guaranteed Minimum			
t_s	Setup Time, HIGH or LOW D_n to LE	3.3 5.0	3.0 3.0		ns	
t_h	Hold Time, HIGH or LOW D_n to LE	3.3 5.0	1.5 1.5		ns	
t_w	LE Pulse Width, HIGH	3.3 5.0	5.0 5.0		ns	

Note 14: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Voltage Range 3.3 is $3.3V \pm 0.3V$.

AC Electrical Characteristics

Symbol	Parameter	V_{CC} (V) (Note 15)	54ACTQ		Units	
			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$			
			Min	Max		
t_{PHL}, t_{PLH}	Propagation Delay D_n to O_n	5.0	1.5	10.5	ns	
t_{PHL}, t_{PLH}	Propagation Delay LE to O_n	5.0	1.5	11.5	ns	
t_{PZL}, t_{PZH}	Output Enable Time	5.0	1.5	11.0	ns	
t_{PHZ}, t_{PLZ}	Output Disable Time	5.0	1.5	10.5	ns	

Note 15: Voltage Range 5.0 is $5.0V \pm 0.5V$.

AC Operating Requirements


Symbol	Parameter	V_{CC} (V) (Note 16)	54ACTQ		Units	
			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$			
			Guaranteed Minimum			
t_s	Setup Time, HIGH or LOW D_n to LE	5.0	3.5		ns	
t_h	Hold Time, HIGH or LOW D_n to LE	5.0	1.5		ns	
t_w	LE Pulse Width, HIGH	5.0	5.0		ns	

Note 16: Voltage Range 5.0 is $5.0V \pm 0.5V$.


Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	4.5	pF	$V_{CC} = \text{OPEN}$
C_{PD}	Power Dissipation Capacitance	44.0	pF	$V_{CC} = 5.0V$

Physical Dimensions inches (millimeters) unless otherwise noted




20-Terminal Ceramic Leadless Chip Carrier (L)
NS Package Number E20A



20-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J20A

54ACQQ373 • 54ACTQ373 Quiet Series Octal Transparent Latch with TRI-STATE Outputs

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
www.national.com

National Semiconductor
Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor
Asia Pacific Customer
Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor
Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.