



November 1988
Revised December 1998

74ACT563

Octal Latch with 3-STATE Outputs

General Description

The ACT563 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable ($\overline{OE}$) inputs. The ACT563 device is functionally identical to the ACT573, but with inverted outputs.

Features


- I_{CC} and I_{OZ} reduced by 50%
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to ACT573 but with inverted outputs
- Outputs source/sink 24 mA
- ACT563 has TTL-compatible inputs

Ordering Code:


Order Number	Package Number	Package Description
74ACT563SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Pin Descriptions

Pin Names	Description
D_0 – D_7	Data Inputs
LE	Latch Enable Input
$\overline{OE}$	3-STATE Output Enable Input
$\overline{O}_0$ – $\overline{O}_7$	3-STATE Latch Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

74ACT563

Functional Description

The ACT563 contains eight D-type latches with 3-STATE complementary outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on


the D inputs at setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable ($\overline{OE}$) input. When $\overline{OE}$ is LOW, the buffers are in the bi-state mode. When $\overline{OE}$ is HIGH the buffers are in the high impedance mode but that does not interfere with entering new data into the latches.

Function Table

Inputs			Internal	Outputs	Function
$\overline{OE}$	LE	D	Q	O	
H	X	X	X	Z	High-Z
H	H	L	H	Z	High-Z
H	H	H	L	Z	High-Z
H	L	X	NC	Z	Latched
L	H	L	H	H	Transparent
L	H	H	L	L	Transparent
L	L	X	NC	NC	Latched

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
NC = No Change

Logic Diagram




Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

74ACT563

AC Electrical Characteristics								
Symbol	Parameter	V _{CC} (V) (Note 4)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay D _n to $\overline{O}_n$	5.0	3.0	7.0	11.5	2.5	12.5	ns
t _{PHL}	Propagation Delay D _n to $\overline{O}_n$	5.0	3.0	6.0	10.0	2.5	11.0	ns
t _{PLH}	Propagation Delay LE to $\overline{O}_n$	5.0	3.0	6.5	10.5	2.5	11.5	ns
t _{PHL}	Propagation Delay LE to $\overline{O}_n$	5.0	2.5	5.5	9.5	2.0	10.5	ns
t _{PZH}	Output Enable Time	5.0	2.5	5.5	9.0	2.0	10.0	ns
t _{PZL}	Output Enable Time	5.0	2.0	5.5	8.5	2.0	9.5	ns
t _{PHZ}	Output Disable Time	5.0	3.5	6.5	10.5	2.5	11.5	ns
t _{PLZ}	Output Disable Time	5.0	2.0	4.5	8.0	1.0	8.5	ns
Note 4: Voltage Range 5.0 is 5.0V ±0.5V								
AC Operating Requirements								
Symbol	Parameter	V _{CC} (V) (Note 5)	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		Units	
			Typ	Guaranteed Minimum				
t _s	Setup Time, HIGH or LOW D _n to LE	5.0	1.5	4.0	4.5		ns	
t _h	Hold Time, HIGH or LOW D _n to LE	5.0	-2.0	0	0		ns	
t _w	LE Pulse Width, HIGH	5.0	2.0	3.0	3.0		ns	
Note 5: Voltage Range 5.0 is 5.0V ±0.5V								
Capacitance								
Symbol	Parameter	Typ	Units	Conditions				
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN				
C _{PD}	Power Dissipation Capacitance	50.0	pF	V _{CC} = 5.0V				

Physical Dimensions inches (millimeters) unless otherwise noted



**20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
Package Number M20B**

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com