

Octal D-type registered transceiver, inverting

74LVC544A

3-State C544ADB-T"供应商

FEATURES

- Wide supply voltage range of 1.2V to 3.6V
- In accordance with JEDEC standard no. 8-1A
- CMOS low power consumption
- Direct interface with TTL levels
- Combines 74LVC640 and 74LVC533 type functions in one chip
- Octal transceiver with D-type latch
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- 3-State inverting outputs for bus oriented applications
- 5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logic

DESCRIPTION

The 74LVC544A is a high performance, low-power, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3V or 5.0V devices. In 3-State operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

The 74LVC544A is an octal registered inverting transceiver containing two sets of D-type latches for temporary storage of the data flow in either direction. Separate latch enable (\overline{LEAB} , \overline{LEBA}) and output enable (\overline{OEAB} , \overline{OEBA}) inputs are provided for each register to permit independent control of inputting and outputting in either direction of the data flow.

The '544A' contains eight D-type latches with separate inputs and controls for each set. For data flow from A to B, for example, the A-to-B enable (\overline{EAB}) input must be LOW in order to enter data from $\overline{A0}$ – $\overline{A7}$ or take data from $\overline{B0}$ – $\overline{B7}$, as indicated in the function table.

With \overline{EAB} LOW, a LOW signal on the A-to-B latch enable (\overline{LEAB}) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the \overline{LEAB} signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With \overline{EAB} and \overline{OEAB} both LOW, the 3-State B output buffers are active and display the data present at the outputs of the A latches.

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^{\circ}\text{C}$; $t_r = t_f \leq 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay $\overline{A_n}$ to $\overline{B_n}$	$C_L = 50\text{pF}$ $V_{CC} = 3.3\text{V}$	4	ns
C_I	Input capacitance		5.0	pF
$C_{I/O}$	Input/output capacitance		10	pF
C_{PD}	Power dissipation capacitance per latch	Notes 1, 2	30	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacitance in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is $V_I = \text{GND to } V_{CC}$.

ORDERING AND PACKAGE INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
24-Pin Plastic SO	-40°C to +85°C	74LVC544A D	74LVC544A D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +85°C	74LVC544A DB	74LVC544A DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVC544A PW	7LVC544APW DH	SOT355-1

Octal D-type registered transceiver, inverting


74LVC544A

[\(8 State\) 查询"74LVC544ADB-T"供应商](#)

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	\overline{LEBA}	'B' to 'A' latch enable input (active LOW)
2	\overline{OEBA}	'B' to 'A' output enable input (active LOW)
3, 4, 5, 6, 7, 8, 9, 10	A0–A7	'A' data inputs/outputs
11	EBA	'B' to 'A' enable input (active LOW)
12	GND	Ground (0V)
22, 21, 20, 19, 18, 17, 16, 15	B0–B7	'B' data inputs/outputs
13	\overline{OEAB}	'A' to 'B' output enable input (active LOW)
14	\overline{LEAB}	'A' to 'B' latch enable input (active LOW)
23	EAB	'A' to 'B' enable input (active LOW)
24	VCC	Positive supply voltage

PIN CONFIGURATION



FUNCTION TABLE

$\overline{OE_{XX}}$	INPUTS			DATA	OUTPUTS	STATUS
	E_{XX}	$\overline{LE_{XX}}$				
H	X	X	X	X	Z	Disabled
X	H	X	X	X	Z	Disabled
L	↑	L	h	h	Z	Disabled + Latch
L	↑	L	l	l	Z	
L	L	↑	h	h	L	Latch + Display
L	L	↑	l	l	H	
L	L	L	H	H	L	Transparent
L	L	L	L	L	H	
L	L	H	X	X	NC	Hold


- XX = AB for A-to-B direction, BA for B-to-A direction
- H = HIGH voltage level
- L = LOW voltage level
- h = HIGH state must be present one set-up time before the LOW-to-HIGH transition of \overline{LEAB} , \overline{LEBA} , EAB, EBA
- l = LOW state must be present one set-up time before the LOW-to-HIGH transition of \overline{LEAB} , \overline{LEBA} , EAB, EBA
- X = Don't care
- ↑ = LOW-to-HIGH level transition
- NC = No change
- Z = High impedance OFF-state

Octal D-type registered transceiver, inverting


74LVC544A

[\(8 State\)](#)
[查询"74LVC544ADB-T"供应商](#)


LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



Octal D-type registered transceiver, inverting

74LVC544A

[\(3-State\)
查询"74LVC544ADB-T"供应商](#)

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
V _{CC}	DC supply voltage (for max. speed performance)		2.7	3.6	V
	DC supply voltage (for low-voltage applications)		1.2	3.6	
V _I	DC input voltage range		0	5.5	V
V _O	DC output voltage range; output HIGH or LOW state		0	V _{CC}	V
	DC output voltage range; output 3-State		0	5.5	
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	V _{CC} = 1.2 to 2.7V V _{CC} = 2.7 to 3.6V	0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +6.5	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
V _I	DC input voltage	Note 2	-0.5 to +6.5	V
I _{OK}	DC output diode current	V _O > V _{CC} or V _O < 0	±50	mA
V _O	DC output voltage; output HIGH or LOW	Note 2	-0.5 to V _{CC} + 0.5	V
	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	V
I _O	DC output source or sink current	V _O = 0 to V _{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K	500	mW
		above +60°C derate linearly with 5.5 mW/K	500	

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal D-type registered transceiver, inverting

74LVC544A

[\(8 State\) 74LVC544ADB-T"供应商](#)

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Temp = -40°C to +85°C			
			MIN	TYP ¹	MAX	
V _{IH}	HIGH level Input voltage	V _{CC} = 1.2V	V _{CC}			V
		V _{CC} = 2.7 to 3.6V	2.0			
V _{IL}	LOW level Input voltage	V _{CC} = 1.2V			GND	V
		V _{CC} = 2.7 to 3.6V			0.8	
V _{OH}	HIGH level output voltage	V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = -12mA	V _{CC} - 0.5			V
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -100µA	V _{CC} - 0.2	V _{CC}		
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -18mA	V _{CC} - 0.6			
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -24mA	V _{CC} - 0.8			
V _{OL}	LOW level output voltage	V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = 12mA			0.40	V
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		GND	0.20	
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 24mA			0.55	
I _I	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V or GND		±0.1	±5	µA
I _{OZ}	3-State output OFF-state current	V _{CC} = 3.6V; V _I = V _{IH} or V _{IL} ; V _O = 5.5V or GND		0.1	±5	µA
I _{OFF}	Power off leakage current	V _{CC} = 0.0V; V _I = 5.5V; V _O = 5.5V		0.1	±10	µA
I _{CC}	Quiescent supply current	V _{CC} = 3.6V; V _I = V _{CC} or GND; I _O = 0		0.1	10	µA
ΔI _{CC}	Additional quiescent supply current per input pin	V _{CC} = 2.7V to 3.6V; V _I = V _{CC} - 0.6V; I _O = 0		5	500	µA

NOTES:

1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

AC CHARACTERISTICS

GND = 0 V; t_r = t_f ≤ 2.5 ns; C_L = 50 pF

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			V _{CC} = 3.3V ±0.3V			V _{CC} = 2.7V		
			MIN	TYP ¹	MAX	MIN	MAX	
t _{PHL} /t _{PLH}	Propagation delay A _n to B _n , B _n to A _n	Figures 1, 5	1.5	4	6.5	1.5	7.5	ns
t _{PHL} /t _{PLH}	Propagation delay LEBA to A _n , LEAB to B _n	Figures 2, 5	1.5	4.3	7.5	1.5	8.5	ns
t _{PZH} /t _{PZL}	3-State output enable time OEBA to A _n , OEAB to B _n	Figures 3, 5	1.5	4.5	8.5	1.5	9.5	ns
t _{PHZ} /t _{PLZ}	3-State output disable time OEBA to A _n , OEAB to B _n	Figures 3, 5	1.5	3.9	6.5	1.5	7.5	ns
t _{PZH} /t _{PZL}	3-State output enable time EBA to A _n , EAB to B _n	Figures 3, 5	1.5	4.7	8.9	1.5	9.9	ns
t _{PHZ} /t _{PLZ}	3-State output disable time EBA to A _n , EAB to B _n	Figures 3, 5	1.5	3.9	6.9	1.5	7.9	ns
t _w	LEXX pulse width HIGH	Figure 2	2.0	–	–	2.0	–	ns
t _{su}	Set-up time A _n /B _n to LEXX, A _n /B _n to EXX	Figure 4	2.0	–	–	2.0	–	ns
t _h	Hold time A _n /B _n to LEXX, A _n /B _n to EXX	Figure 4	4.0	–	–	1.0	–	ns

NOTE:

1. These typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

Octal D-type registered transceiver, inverting

74LVC544A

(S State)
[查询74LVC544ADB-T"供应商](#)

AC WAVEFORMS

$V_M = 1.5V$ at $V_{CC} \geq 2.7V$
 $V_M = 0.5V \cdot V_{CC}$ at $V_{CC} < 2.7V$
 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.
 $V_X = V_{OL} + 0.3V$ at $V_{CC} \geq 2.7V$
 $V_X = V_{OL} + 0.1V_{CC}$ at $V_{CC} < 2.7V$
 $V_Y = V_{OH} - 0.3V$ at $V_{CC} \geq 2.7V$
 $V_Y = V_{OH} - 0.1V_{CC}$ at $V_{CC} < 2.7V$




Figure 1. Input (\bar{A}_n, \bar{B}_n) to output (\bar{B}_n, \bar{A}_n) propagation delays.




Figure 2. Latch enable input (LEXX) pulse width, the latch enable input to output (\bar{A}_n, \bar{B}_n) propagation delays.




Figure 3. 3-State enable and disable times




Figure 4. Data set-up and hold times for the (\bar{A}_n, \bar{B}_n) input to the LEXX and EXX inputs

TEST CIRCUIT




Figure 5. Load circuitry for switching times


Octal D-type registered transceiver, inverting

74LVC544A

[\(S State\) C544ADB-T"供应商](#)

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	g° 0°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT137-1	075E05	MS-013AD			95-01-24 97-05-22


Octal D-type registered transceiver, inverting

74LVC544A

[\(S State\) C544ADB-T"供应商](#)

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT340-1		MO-150AG				93-09-08 95-02-04