

**Presetable synchronous 4-bit binary counter;****asynchronous reset****74LVC161****FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with JEDEC standard no. 8-1A
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- Asynchronous reset
- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive edge-triggered clock
- Output drive capability 50 Ω transmission lines @85°C

**DESCRIPTION**

The 74LVC161 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74LVC161 is a synchronous presettable binary counter which features an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs ( $Q_0$  to  $Q_3$ ) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs ( $D_0$  to  $D_3$ ) to be loaded into the counter on the positive-going edge of the clock (provided that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET). A low level at the master reset input (MR) sets all four outputs of the flip-flops ( $Q_0$  to  $Q_3$ ) to LOW level regardless of the levels at CP, PE, CET and CEP inputs (thus providing an asynchronous clear function).

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of  $Q_0$ . This pulse can be used to enable the next cascaded stage. The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula:

$$f_{\max} = \frac{1}{t_{p(\max)} (\text{CP to TC}) + t_{su} (\text{CEP to CP})}$$

**QUICK REFERENCE DATA**

GND = 0V;  $T_{\text{amb}} = 25^\circ\text{C}$ ;  $T_R = T_F \leq 2.5\text{ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
$t_{PHL}/t_{PLH}$	Propagation delay CP to $Q_n$ CP to TC MR to $Q_n$ MR to TC CET to TC	$C_L = 50 \text{ pF}$ $V_{CC} = 3.3\text{V}$	4.9 5.7 5.2 5.7 4.5	ns
$f_{\text{MAX}}$	maximum clock frequency		200	MHz
$C_I$	input capacitance		5.0	pF
$C_{PD}$	power dissipation capacitance per gate	notes 1 and 2	39	pF

**NOTES:**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ )  

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:  
 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  
 $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  
 $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs
2. The condition is  $V_1 = \text{GND}$  to  $V_{CC}$

**ORDERING INFORMATION**


PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
16-Pin Plastic SO	-40°C to +85°C	74LVC161 D	74LVC161 D	SOT109-1
16-Pin Plastic SSOP Type II	-40°C to +85°C	74LVC161 DB	74LVC161 DB	SOT338-1
16-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVC161 PW	74LVC161PW DH	SOT403-1

## Presettable synchronous 4-bit binary counter;


~~查詢 ALVCO 廠商~~

74LVC161

## PIN CONFIGURATION




## LOGIC SYMBOL



## PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	MR	asynchronous master reset (active LOW)
2	CP	clock input (LOW-to-HIGH, edge-triggered)
3,4,5,6	D <sub>0</sub> to D <sub>3</sub>	data inputs
7	CEP	count enable inputs
8	GND	ground (0V)
9	PE	parallel enable input (active LOW)
10	CET	count enable carry input
14,13,12,11	Q <sub>0</sub> to Q <sub>3</sub>	flip-flop outputs
15	TC	terminal count output
16	V <sub>CC</sub>	positive supply voltage

## LOGIC SYMBOL (IEEE/IEC)




## Presettable synchronous 4-bit binary counter;

~~Asynchronous preset~~

74LVC161

## FUNCTIONAL DIAGRAM




## FUNCTION TABLE

OPERATING MODES	INPUTS						OUTPUTS	
	MR	CP	CEP	CET	PE	Dn	Qn	TC
Reset (clear)	L	X	X	X	X	X	L	L
Parallel load	H	↑	X	X	I	I	L	L
Parallel load	H	↑	X	X	I	h	H	*
Count	H	↑	h	h	h	X	count	*
Hold (do nothing)	H	X	I	X	h	X	q <sub>n</sub>	*
Hold (do nothing)	H	X	X	I	h	X	q <sub>n</sub>	L


## NOTES:

- \* = The TC output is High when CET is High and the counter is at Terminal Count (HHHH)
- H = High voltage level
- h = High voltage level one setup time prior to the Low-to-High clock transition
- L = Low voltage level
- I = Low voltage level one setup time prior to the Low-to-High clock transition
- q = Lower case letters indicate the state of the referenced output one setup time prior to the Low-to-High clock transition
- X = Don't care
- ↑ = Low-to-High clock transition

## STATE DIAGRAM



## TYPICAL TIMING SEQUENCE




Typical timing sequence: reset outputs to zero; preset to binary twelve; count to thirteen, fourteen, fifteen, zero, one, and two; inhibit

## Presettable synchronous 4-bit binary counter;

~~Asynchronous preset~~

74LVC161

## LOGIC DIAGRAM



## Presettable synchronous 4-bit binary counter;

~~查詢與貨期資訊~~

74LVC161

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
$V_{CC}$	DC supply voltage (for max. speed performance)		2.7	3.6	V
	DC supply voltage (for low-voltage applications)		1.2	3.6	
$V_I$	DC input voltage range		0	5.5	V
$V_O$	DC output voltage range		0	$V_{CC}$	V
$T_{amb}$	Operating free-air temperature range		-40	+85	°C
$t_p, t_f$	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7\text{V}$ $V_{CC} = 2.7 \text{ to } 3.6\text{V}$	0 0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

In accordance with the Absolute Maximum Rating System (IEC 134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
$V_{CC}$	DC supply voltage		-0.5 to +6.5	V
$I_{IK}$	DC input diode current	$V_I < 0$	-50	mA
$V_I$	DC input voltage	Note 2	-0.5 to +5.5	V
$I_{OK}$	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
$V_O$	DC output voltage	Note 2	-0.5 to $V_{CC} + 0.5$	V
$I_O$	DC output source or sink current	$V_O = 0$ to $V_{CC}$	±50	mA
$I_{GND}, I_{CC}$	DC $V_{CC}$ or GND current		±100	mA
$T_{stg}$	Storage temperature range		-65 to +150	°C
$P_{TOT}$	Power dissipation per package	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500	mW
	- plastic mini-pack (SO) - plastic shrink mini-pack (SSOP and TSSOP)		500	

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## Presettable synchronous 4-bit binary counter;

~~查詢 ALVONIC 廠商~~

74LVC161

**DC ELECTRICAL CHARACTERISTICS**

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 1.2V	V <sub>CC</sub>			V	
		V <sub>CC</sub> = 2.7 to 3.6V	2.0				
V <sub>IL</sub>	LOW level Input voltage	V <sub>CC</sub> = 1.2V			GND	V	
		V <sub>CC</sub> = 2.7 to 3.6V			0.8		
V <sub>OH</sub>	HIGH level output voltage	V <sub>CC</sub> = 2.7V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -12mA	V <sub>CC</sub> - 0.5			V	
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -100µA	V <sub>CC</sub> - 0.2	V <sub>CC</sub>			
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -12mA	V <sub>CC</sub> - 0.6				
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -24mA	V <sub>CC</sub> - 1.0				
V <sub>OL</sub>	LOW level output voltage	V <sub>CC</sub> = 2.7V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 12mA			0.40	V	
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 100µA		GND	0.20		
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 24mA			0.55		
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 5.5V or GND		±0.1	±5	µA	
I <sub>CC</sub>	Quiescent supply current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0		0.1	10	µA	
ΔI <sub>CC</sub>	Additional quiescent supply current per input pin	V <sub>CC</sub> = 2.7V to 3.6V; V <sub>I</sub> = V <sub>CC</sub> - 0.6V; I <sub>O</sub> = 0		5	500	µA	

**NOTES:**

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.

## Presettable synchronous 4-bit binary counter;

~~Asynchronous reset~~

74LVC161

## AC CHARACTERISTICS

GND = 0 V;  $t_r = t_f \leq 2.5$  ns;  $C_L = 50$  pF;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ 

SYMBOL	PARAMETER	WAVEFORM	LIMITS						UNIT
			$V_{CC} = 3.3V \pm 0.3V$			$V_{CC} = 2.7V$		$V_{CC} = 1.2V$	
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	TYP	
$t_{PHL}$ $t_{PLH}$	Propagation delay CP to Qn	1	—	4.9	8.0	—	9.0	24	ns
$t_{PHL}$ $t_{PLH}$	Propagation delay CP to TC	1	—	5.7	9.5	—	11	28	ns
$t_{PHL}$ $t_{PLH}$	Propagation delay CET to TC	2	—	4.5	7.8	—	8.8	22	ns
$t_{PHL}$	Propagation delay MR to Qn	3	—	5.2	9.0	—	10	28	ns
$t_{PHL}$	Propagation delay MR to TC	3	—	5.7	10	—	11	20	ns
$t_W$	Clock pulse width HIGH or LOW	1	4.0	1.2	—	5.0	—	—	ns
$t_W$	Master reset width LOW	3	3.0	1.6	—	4.0	—	—	ns
$t_{rem}$	Removal time MR to CP	3	0	-0.3	—	0	—	—	ns
$t_{su}$	Set-up time D <sub>n</sub> to CP	4	2.5	1.0	—	3.0	—	—	ns
$t_{su}$	Set-up time P̄E to CP	4	3.0	1.2	—	3.5	—	—	ns
$t_{su}$	Set-up time CEP, CET to CP	5	5.0	2.1	—	5.5	—	—	ns
$t_h$	Hold time D <sub>n</sub> , P̄E, CEP, CET to CP	4, 5	0	-1.7	—	0	—	—	ns
$f_{max}$	Maximum clock pulse frequency	1	125	200	—	110	—	—	MHz

## NOTE:



- These typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25^\circ\text{C}$ .

## Presettable synchronous 4-bit binary counter;




~~Asynchronous reset~~

74LVC161

## AC WAVEFORMS


 $V_M = 1.5 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$  $V_M = 0.5 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.Waveform 1. Clock (CP) to outputs ( $Q_n$ , TC) propagation delays, the clock pulse width and the maximum clock frequency.

Waveform 2. Input (CET) to output (TC) propagation delays.

Waveform 3. Master reset ( $\overline{MR}$ ) pulse width, the master reset to output ( $Q_n$ , TC) propagation delays and the master reset to clock (CP) removal times.Waveform 4. Setup and hold times for the input ( $D_n$ ) and parallel enable input (PE).

Waveform 5. CEP and CET setup and hold times.

## TEST CIRCUIT



Waveform 6. Load circuitry for switching times.

## Presettable synchronous 4-bit binary counter;


asynchronous reset

[查询 74LVC161D-T 供应商](#)

74LVC161

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75 0.10	0.25 1.25	1.45 0.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069 0.0039	0.0098 0.0049	0.057 0.049	0.01	0.019 0.014	0.0098 0.0075	0.39 0.38	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

## Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT109-1	076E07S	MS-012AC				91-08-13 95-01-23

## Presettable synchronous 4-bit binary counter;


asynchronous reset

[查询 74LVC161D-T 供应商](#)

74LVC161

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



## DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

## Note

- Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT338-1		MO-150AC				-94-01-14 95-02-04


## Presettable synchronous 4-bit binary counter;

asynchronous reset

74LVC161

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



## DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.10 0.05	0.15 0.080	0.95	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

## Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT403-1		MO-153				-94-07-12 95-04-04