



August 1999
Revised October 1999

74ACT16543

16-Bit Registered Transceiver with 3-STATE Outputs

General Description

The ACT16543 contains sixteen non-inverting transceivers containing two sets of D-type registers for temporary storage of data flowing in either direction. Each byte has separate control inputs which can be shorted together for full 16-bit operation. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent input and output control in either direction of data flow.

Features


- Independent registers for A and B buses
- Separate controls for data flow in each direction
- Back-to-back registers for storage
- Multiplexed real-time and stored data transfers
- Separate control logic for each byte
- Outputs source/sink 24 mA
- TTL-compatible inputs

Ordering Code:


Order Number	Package Number	Package Description
74ACT16543SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACT16543MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Descriptions
$\overline{OEAB}_n$	A-to-B Output Enable Input (Active LOW)
$\overline{OEBA}_n$	B-to-A Output Enable Input (Active LOW)
$\overline{CEAB}_n$	A-to-B Enable Input (Active LOW)
$\overline{CEBA}_n$	B-to-A Enable Input (Active LOW)
$\overline{LEAB}_n$	A-to-B Latch Enable Input (Active LOW)
$\overline{LEBA}_n$	B-to-A Latch Enable Input (Active LOW)
A_0-A_{15}	A-to-B Data Inputs or B-to-A 3-STATE Outputs
B_0-B_{15}	B-to-A Data Inputs or A-to-B 3-STATE Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

74ACT16543

Functional Description


The ACT16543 contains sixteen non-inverting transceivers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The following description applies to each byte. For data flow from A to B, for example, the A-to-B Enable ($\overline{CEAB}_n$) input must be LOW in order to enter data from A_0 – A_{15} or take data from B_0 – B_{15} , as indicated in the Data I/O Control Table. With $\overline{CEAB}_n$ LOW, a LOW signal on the A-to-B Latch Enable ($\overline{LEAB}_n$) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $\overline{LEAB}_n$ signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With $\overline{CEAB}_n$ and $\overline{OEAB}_n$ both LOW, the 3-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the $\overline{CEBA}_n$, $\overline{LEBA}_n$ and $\overline{OEBA}_n$ inputs.

Data I/O Control Table

Inputs			Latch Status (Byte n)	Output Buffers (Byte n)
$\overline{CEAB}_n$	$\overline{LEAB}_n$	$\overline{OEAB}_n$		
H	X	X	Latched	High Z
X	H	X	Latched	—
L	L	X	Transparent	—
X	X	H	—	High Z
L	X	L	—	Driving

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
A-to-B data flow shown; B-to-A flow control
is the same, except using $\overline{CEBA}_n$, $\overline{LEBA}_n$ and $\overline{OEBA}_n$


Logic Diagrams



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

74ACT16543

AC Electrical Characteristics								
Symbol	Parameter	V _{CC} (V) (Note 4)	T _A = +25°C C _L = 50 pF			T _A = −40°C to +85°C C _L = 50 pF		Units
			Min	Typ	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A _n to B _n or B _n to A _n	5.0	3.8 3.5	5.9 5.5	8.3 7.9	3.0 2.6	9.0 8.5	ns
t _{PLH} t _{PHL}	Propagation Delay LEBA _n , LEAB _n to A _n , B _n	5.0	4.7 3.9	6.9 6.3	9.8 9.0	3.4 3.1	10.8 9.8	ns
t _{PZH} t _{PZL}	Output Enable Time OEBA _n or OEAB _n to A _n or B _n CEBA _n or CEAB _n to A _n or B _n	5.0	4.2 4.9	6.3 7.3	9.2 10.3	3.0 3.6	9.9 10.3	ns
t _{PHZ} t _{PLZ}	Output Disable Time OEBA _n or OEAB _n to A _n or B _n CEBA _n or CEAB _n to A _n or B _n	5.0	2.8 2.6	5.2 5.0	8.0 7.6	2.1 2.0	8.3 8.1	ns
Note 4: Voltage Range 5.0 is 5.0V ± 0.5V.								
AC Operating Requirements								
Symbol	Parameter	V _{CC} (V) (Note 5)	T _A = +25°C C _L = 50 pF	T _A = −40°C to +85°C C _L = 50 pF		Units		
			Guaranteed Minimum					
t _S	Setup Time, HIGH or LOW A _n or B _n to LEBA _n or LEAB _n	5.0	3.0	3.0		ns		
t _H	Hold Time, HIGH or LOW A _n or B _n to LEBA _n or LEAB _n	5.0	1.5	1.5		ns		
t _W	Latch Enable, B to A Pulse Width, LOW	5.0	4.0	4.0		ns		
Note 5: Voltage Range 5.0 is 5.0V ± 0.5V								
Capacitance								
Symbol	Parameter	Typ	Units	Conditions				
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0V				
C _{PD}	Power Dissipation Capacitance	95.0	pF	V _{CC} = 5.0V				



The drawing illustrates the mechanical specifications of a 28-pin DIP package. The top view shows a rectangular body with pins numbered 1 through 28. Key dimensions include a total width of 14.0 ± 0.1 , a pin pitch of 0.05, and a body width of 6.1 ± 0.1 . A circular feature is located on the left side. The side view shows a maximum height of 1.1 and a body thickness of 0.10 ± 0.05 . The detail view (DETAIL A) shows the lead profile with a gage plane at 0.25, a seating plane at $0.60^{+0.15}_{-0.10}$, and a lead angle of $0^\circ - 8^\circ$. The drawing also includes a LAND PATTERN RECOMMENDATION and a typical lead cross-section.

**56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD56**

LIFE SUPPORT POLICY

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com